EFFECTIVE USAGE OF VTUNE™ AMPLIFIER XE ON THETA

Larry Meadows, Intel DCG/E&G/HEAT

ATPESC, St. Charles, IL, August 8, 2017
Diagram is for conceptual purposes only and only illustrates a CPU and memory – it is not to scale and does not include all functional areas of the CPU, nor does it represent actual component layout.

**The Processor**

- Over 3 TF DP peak
  Full Xeon ISA compatibility through AVX-512
  ~3x single-thread vs. compared to Knights Corner

- Up to 72 cores
  2D mesh architecture

- 6 channels DDR4
  Up to 384GB

- Common with Grantley PCH

- Wellsburg PCH

- Up to 72 cores
- 2D mesh architecture

- Up to 16GB high-bandwidth on-package memory (MCDRAM)
  Exposed as NUMA node
  ~490 GB/s stream triad BW

- 2x 512b VPU per core (Vector Processing Units)

- Based on Intel® Atom Silvermont processor with many HPC enhancements
  - Deep out-of-order buffers
  - Gather/scatter in hardware
  - Improved branch prediction
  - 4 threads/core
  - High cache bandwidth
  & more
## Core Features

<table>
<thead>
<tr>
<th>Feature</th>
<th>Details</th>
</tr>
</thead>
<tbody>
<tr>
<td>Hyperthreading</td>
<td>4 SMT threads</td>
</tr>
<tr>
<td>Out-of-order</td>
<td>72 entry reorder buffer</td>
</tr>
<tr>
<td>VPU</td>
<td>2x AVX-512</td>
</tr>
<tr>
<td>High Bandwidth memory</td>
<td>16GiB on-package MCDRAM</td>
</tr>
<tr>
<td>L1 Data Cache</td>
<td>32KiB, 8-way, 2 lines read, 1 line write/cycle</td>
</tr>
<tr>
<td>L1 Instruction Cache</td>
<td>32KiB, 8-way</td>
</tr>
<tr>
<td>L2 Shared Cache</td>
<td>1024KiB (per 2-core tile), 16-way, 1 line read, ½ line write/cycle</td>
</tr>
<tr>
<td>L2 TLB</td>
<td>256 x 4K, 128 x 2M, 16 x 1G pages</td>
</tr>
<tr>
<td>Retirement width</td>
<td>2 per cycle</td>
</tr>
</tbody>
</table>
Throughput, Optimization and Analysis

Peak instruction throughput occurs when every core is retiring two full-width SIMD operations per clock.

Peak instruction throughput requires parallelization (use all the cores) and vectorization (use all the SIMD lanes).

Peak instruction throughput may not be achievable due to some other limiter, typically memory bandwidth.

Performance optimization attempts to achieve peak throughput.

Performance analysis attempts to discover why peak throughput is not reached.

This talk is mostly about performance analysis.
Impediments to Peak Throughput

Imperfect parallel scalability

- Algorithmic: synchronization and load imbalance (including serial time)
- Architectural: cache contention, memory BW limited
- On- and off-chip interconnect limited (on-chip == Mesh, off-chip == Fabric)

Imperfect SIMD usage

- Non-vectorizable algorithms. Rewrite your code to make it vectorizable.
- Other limitations
  - ISA limitations (e.g., data type support)
  - Compiler limitations (always improving)
  - Sparse masks due to branchy code (less work per instruction)
Finding Impediments with Vtune

This is the way I use vtune. Other people use it differently. That's fine.

Use only the hardware event types, primarily advanced hotspots.

Execution model has two concepts:

1. Threads are user application threads, usually bound to hardware threads.
2. Code segments are shared libraries (MPI, OpenMP) or functions of interest

Threads execute code segments and vtune gives us time per code segment per thread.

Comparing segment times across threads tells us about parallel execution.

Analyzing code and hardware events within a thread and segment tells us about processor performance.
Case Study

Application: miniFE https://github.com/Mantevo/miniFE

Hybrid OpenMP+MPI sparse solver

Run on 1 node*, 8 MPI ranks

• Run and collect vtune results
• Preliminary overview
• Parallel performance and bottlenecks
• Processor performance characteristics and analysis
• When am I done?

* Vtune installation available on only 1 node of theta at this writing
Run and Collect Vtune Results

Run vtune with hardware counter sampling on only one MPI rank on one node, but collect data for the whole node. Don’t resolve symbols (finalize).

```bash
aprun -cc depth -j 4 -d 32 -n 8 -N 8 sh ./run.sh
```

```bash
run.sh:
export PE_RANK=$ALPS_APP_PE
export PMI_NO_FORK=1
if [ "$PE_RANK" == "0" ];then
    amplxe-cl -collect advanced-hotspots -analyze-system \
        -finalization-mode=none \
        ./miniFE.x nx=300
else
    ./miniFE.x nx=300
fi
```
Preparing and Viewing Results

Switch to login node and finalize:

source /opt/intel/vtune_amplifier_xe/amplxe-vars.sh

amplxe-cl -finalize -search-dir . -r r000ah/

- You can name the result with -r on the collection line, or vtune names it for you; use the same name here
- Semi-advanced: add -search-dir for runtime libraries, e.g.:
  -search-dir /opt/cray/pe/pmi/5.0.12/lib64

amplxe-gui r000ah

- Needs X connection
- I copied the result to my local system and ran the GUI there.
Initial Grid and Timeline

Link with --dynamic and automatically bucket time by app/MPI/OpenMP/vmlinux

Initialization can skew results. Zoom in or use _itt_pause/_itt_resume
Vtune Data Collection

Theory of operation

- `collect advanced-hotspots` uses 3 fixed counters: instructions retired, thread cycles (at actual frequency), and reference cycles (at nominal fixed frequency, 1.3GHz on Theta)
- Each event is programmed to interrupt every N occurrences and a sample with the timestamp, instruction pointer, process/thread id, and hardware thread is recorded.
- Useful metrics: elapsed time, time running vs. halted, frequency ratio, instructions/cycle
- Yields a statistical profile. View with GUI or command-line reports

Avoid pain points

- You don’t need data for every MPI node. Node 0 is usually enough.
- Collect for the whole system with one amplxe-cl instance, the driver does it anyway and the overhead is low with SEP driver.
- Collect only the interesting bits. Use `__itt_resume()/__itt_pause()` and `-start-paused`. You probably don’t need all the iterations.
- Finalize outside of job run.
## Parallel Performance and Imbalance

### Grouping: (custom) Module / Thread / Function / Call Stack

<table>
<thead>
<tr>
<th>Module / Thread / Function / Call Stack</th>
<th>Clockticks</th>
<th>Instructions Retired</th>
<th>CPI Rate</th>
</tr>
</thead>
<tbody>
<tr>
<td>miniFE.x</td>
<td>22,061,000,000</td>
<td>14,950,000,000</td>
<td>1.476</td>
</tr>
<tr>
<td>miniFE.x (TID: 40801)</td>
<td>11,050,000,000</td>
<td>7,553,000,000</td>
<td>1.463</td>
</tr>
<tr>
<td>miniFE.x (TID: 41103)</td>
<td>11,011,000,000</td>
<td>7,397,000,000</td>
<td>1.489</td>
</tr>
<tr>
<td>libiomp5.so</td>
<td>2,847,000,000</td>
<td>1,482,000,000</td>
<td>1.921</td>
</tr>
<tr>
<td>miniFE.x (TID: 41103)</td>
<td>2,665,000,000</td>
<td>1,417,000,000</td>
<td>1.881</td>
</tr>
<tr>
<td>miniFE.x (TID: 40801)</td>
<td>182,000,000</td>
<td>65,000,000</td>
<td>2.800</td>
</tr>
<tr>
<td>libmpich_intel.so.3.0.1</td>
<td>2,574,000,000</td>
<td>1,027,000,000</td>
<td>2.506</td>
</tr>
<tr>
<td>miniFE.x (TID: 40801)</td>
<td>2,574,000,000</td>
<td>1,027,000,000</td>
<td>2.506</td>
</tr>
<tr>
<td>vmlinux</td>
<td>351,000,000</td>
<td>39,000,000</td>
<td>9.000</td>
</tr>
</tbody>
</table>

- Select grouping with thread on top, choose one master and one slave thread, filter in by selection, then switch grouping.
- Time spent by the slave in libiomp5.so is equal to time spent by the master in libmpich.
Load Imbalance

- Elapsed time is determined by longest executing thread
- Threads that finish work early spin-wait in OpenMP.
- Threads doing MPI may spin wait waiting for remote sender
- We can see this by comparing times for each thread in each module
- Vtune grouping lets you do this in the GUI but it is hard to compare many threads
- One good technique is a pivot table: threads vs. modules.
- Generate a csv file with amplxe-cl –report and import into spreadsheet or use python+pandas.
- May need other tools for global MPI imbalance, then zero in on slowest node with vtune
### Pivot Table Example

```
amplxe-cl -report hw-events -r result -group-by=package,cpuid,core,thread,function \ 
-format=csv -csv-delimiter=comma -inline-mode=off -time-filter 37:47 >file.csv
```

<table>
<thead>
<tr>
<th>Thread</th>
<th>miniFE.x</th>
<th>libiomp5.so</th>
<th>libmpich_intel.so.3.0.1</th>
<th>vmlinux</th>
</tr>
</thead>
<tbody>
<tr>
<td>miniFE.x (TID: 40799)</td>
<td>9,854,000,000</td>
<td>169,000,000</td>
<td>2,782,000,000</td>
<td>117,000,000</td>
</tr>
<tr>
<td>miniFE.x (TID: 40794)</td>
<td>9,893,000,000</td>
<td>234,000,000</td>
<td>2,730,000,000</td>
<td>65,000,000</td>
</tr>
<tr>
<td>miniFE.x (TID: 40798)</td>
<td>10,127,000,000</td>
<td>26,000,000</td>
<td>2,626,000,000</td>
<td>130,000,000</td>
</tr>
<tr>
<td>miniFE.x (TID: 40797)</td>
<td>10,088,000,000</td>
<td>156,000,000</td>
<td>2,587,000,000</td>
<td>78,000,000</td>
</tr>
<tr>
<td>miniFE.x (TID: 40800)</td>
<td>10,023,000,000</td>
<td>169,000,000</td>
<td>2,535,000,000</td>
<td>182,000,000</td>
</tr>
<tr>
<td>miniFE.x (TID: 40796)</td>
<td>10,205,000,000</td>
<td>78,000,000</td>
<td>2,509,000,000</td>
<td>130,000,000</td>
</tr>
<tr>
<td>miniFE.x (TID: 40801)</td>
<td>10,101,000,000</td>
<td>247,000,000</td>
<td>2,431,000,000</td>
<td>130,000,000</td>
</tr>
<tr>
<td>OMP Master Thread #0 (TID: 40828)</td>
<td><strong>12,454,000,000</strong></td>
<td>65,000,000</td>
<td>78,000,000</td>
<td>91,000,000</td>
</tr>
<tr>
<td>miniFE.x (TID: 41125)</td>
<td>9,828,000,000</td>
<td>2,938,000,000</td>
<td>156,000,000</td>
<td></td>
</tr>
<tr>
<td>OMP Worker Thread #6 (TID: 41158)</td>
<td>9,828,000,000</td>
<td>2,912,000,000</td>
<td>182,000,000</td>
<td></td>
</tr>
<tr>
<td>miniFE.x (TID: 41117)</td>
<td>10,179,000,000</td>
<td>2,496,000,000</td>
<td>247,000,000</td>
<td></td>
</tr>
<tr>
<td>miniFE.x (TID: 41124)</td>
<td>10,114,000,000</td>
<td>2,483,000,000</td>
<td>325,000,000</td>
<td></td>
</tr>
<tr>
<td>miniFE.x (TID: 41114)</td>
<td>10,231,000,000</td>
<td>2,457,000,000</td>
<td>234,000,000</td>
<td></td>
</tr>
</tbody>
</table>

- 13 out of 64 threads shown, others similar. Entries are reference clocks (elapsed time). Sorted by MPI clocks then by OMP clocks. MPI threads on the top. Small load imbalance in app, lots of spin time in slave threads due to MPI time in master (except 0).
- Master thread 0 is a major laggard, see next slide.
What’s up with master thread 0?

Slow performance of master thread 0 was a surprise (Honest!). Perfect opportunity to teach and learn!

Diagnose using vtune filtering and grouping. We want to compare two hardware contexts that are running master (MPI) threads.

1. Add custom grouping thread/hw-context/function and find which core master thread 0 is on (cpu 0) and another master thread (cpu 8)*

2. Switch to package/hw-context grouping and select 0 and 8 and filter in.

3. Add custom grouping hw-context/Module and switch to that

4. Filter range on timeline (only if not using pause/resume API).

* We already knew this from aprun but good practice
cpu_0 and cpu_8 execute same number of instructions in miniFE.x but cpu_0 uses 3.5e9 more clockticks. No other activity on cpu_0. Why is it so slow?

I finally remember:
There are other threads on the same core as CPU 0. Let’s look at them.

Switch to core/hw context/module grouping and look at core 0
### Core 0

**Grouping:** (custom) Core / H/W Context / Module / Function

<table>
<thead>
<tr>
<th>Core / H/W Context / Module / Function</th>
<th>Clockticks</th>
<th>Instructions Retired</th>
<th>CPI Rate</th>
</tr>
</thead>
<tbody>
<tr>
<td>core_0</td>
<td>18,603,000,000</td>
<td>8,541,000,000</td>
<td>2.178</td>
</tr>
<tr>
<td>cpu_0</td>
<td>13,923,000,000</td>
<td>7,384,000,000</td>
<td>1.886</td>
</tr>
<tr>
<td>miniFE.x</td>
<td>13,468,000,000</td>
<td>7,345,000,000</td>
<td>1.834</td>
</tr>
<tr>
<td>vmlinux</td>
<td>260,000,000</td>
<td>13,000,000</td>
<td>20.000</td>
</tr>
<tr>
<td>libiomp5.so</td>
<td>91,000,000</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>ld-2.19.so</td>
<td>26,000,000</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>libmpich_intel.so.3.0.1</td>
<td>26,000,000</td>
<td>26,000,000</td>
<td>1.000</td>
</tr>
<tr>
<td>dvfsipc</td>
<td>13,000,000</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>dvfs</td>
<td>13,000,000</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>libc-2.19.so</td>
<td>13,000,000</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>libamplxe_libxml_2.9.so</td>
<td>13,000,000</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>cpu_64</td>
<td>4,641,000,000</td>
<td>1,157,000,000</td>
<td>4.011</td>
</tr>
<tr>
<td>vmlinux</td>
<td>4,641,000,000</td>
<td>1,157,000,000</td>
<td>4.011</td>
</tr>
<tr>
<td>cpu_192</td>
<td>26,000,000</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>cpu_128</td>
<td>13,000,000</td>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

OS CPU 64 on core 0 executes for 4.7e9 clockticks in the OS, greatly slowing down OS CPU 0, also on core 0.

Possible remedy: avoid core 0 (or even tile 0): aprun –r 1 (?)

With automated pivot tables we would have seen this immediately.
Summary of Parallel Analysis

Look at time spent per-thread, that determines elapsed time.

Vtune filtering and grouping is very powerful for ad-hoc analysis.

Getting threads side-by-side to compare in the vtune gui is hard, using the trick of selecting two threads with different behaviors helps.

Pivot tables summarize thread vs. module/function behavior well for large numbers of threads, make it easier to spot groups of threads with unique behavior (serial time, MPI time, systemic load imbalance, misbehaving cores).

Pivot tables are useful for lots of other tasks such as checking for correct affinity to HW contexts and unexpected noise; automating it with python+pandas is a promising approach.
Processor Performance

Standard metric is retired Instructions Per Cycle (IPC)

- Intel® Xeon Phi™ processor max is 2 IPC per core
- vtune displays the reciprocal CPI
- Computed as $\frac{\sum_{\text{hwthreads}} \text{instructions}}{\sum_{\text{hwthreads}} \text{cycles}}$

- $\text{instructions} == \text{INST\_RETIRED\_ANY}$
- $\text{cycles} == \text{CPU\_CLK\_UNHALTED\_THREAD}$

Note: IPC per core depends on how many HW threads per core (nHT) are running:

$\text{IPC}_{\text{core}} = \text{IPC}_{\text{thread}} \times nHT$

$\text{CPI}_{\text{core}} = \frac{\text{CPI}_{\text{thread}}}{nHT}$

Vtune always displays $\text{CPI}_{\text{thread}}$

This is why all scaling graphs should be in terms of cores, not threads, and should show the number of threads per core used.
Analyzing CPI

There are two approaches to analyzing CPI:

1. Top-down analysis. This attempts to break the instruction time into categories reflecting the hardware pipeline. Vtune supports this with `–collect general-exploration`.

2. Looking for typical contributors to CPI by inspection and by computing specific metrics.

In HPC, memory stalls are usually the biggest contributor to CPI. Here we look specifically at L2 input bandwidth for KNL and compare to peak values (~380 GB/sec in flat mode for 7250 68-core part).

```plaintext
amplxe-cl -collect-with runsa -knob event-config=
CPU_CLK_UNHALTED.REF_TSC:sa=13000000,CPU_CLK_UNHALTED.THREAD:sa=13000000,
INST_RETIRED.ANY:sa=13000000,L2_REQUESTS.MISS,L2_PREFETCHER.ALOC_XQ
```
## L2 BW Vtune View

<table>
<thead>
<tr>
<th>Module / Function / Call Stack</th>
<th>INST RETIRED,ANY</th>
<th>CPU CLK UNHALTED.THREAD</th>
</tr>
</thead>
<tbody>
<tr>
<td>miniFE.x</td>
<td>473,252,000,000</td>
<td>692,354,000,000</td>
</tr>
<tr>
<td>miniFE::cg_solve&lt;miniFE::CSRMatrix&lt;double&gt;</td>
<td>461,318,000,000</td>
<td>630,448,000,000</td>
</tr>
<tr>
<td>miniFE::daxpby&lt;miniFE::Vector&lt;double, int, int&gt;</td>
<td>7,839,000,000</td>
<td>39,351,000,000</td>
</tr>
<tr>
<td>miniFE::daxpby&lt;miniFE::Vector&lt;double, int, int&gt;</td>
<td>3,549,000,000</td>
<td>21,099,000,000</td>
</tr>
</tbody>
</table>

## Event Count by Hardware Event Type

<table>
<thead>
<tr>
<th>CPU CLK UNHALTED.REF TSC ▼</th>
<th>L2 REQUESTS.MISS</th>
<th>L2 PREFETCHER.ALLOC XQ</th>
</tr>
</thead>
<tbody>
<tr>
<td>642,876,000,000</td>
<td>2,336,235,043</td>
<td>30,399,727,832</td>
</tr>
<tr>
<td>584,493,000,000</td>
<td>1,896,828,452</td>
<td>27,135,899,380</td>
</tr>
<tr>
<td>37,570,000,000</td>
<td>273,404,101</td>
<td>2,152,050,633</td>
</tr>
<tr>
<td>19,539,000,000</td>
<td>127,001,905</td>
<td>1,075,175,257</td>
</tr>
</tbody>
</table>

*Paste it into a spreadsheet...*
L2 Input Bandwidth

<table>
<thead>
<tr>
<th>Event or metric</th>
<th>matvec</th>
<th>Loop</th>
<th>Loop</th>
</tr>
</thead>
<tbody>
<tr>
<td>INST_RETIRED.ANY</td>
<td>461,318,000,000</td>
<td>7,839,000,000</td>
<td>3,549,000,000</td>
</tr>
<tr>
<td>CPU_CLK_UNHALTED.THREAD</td>
<td>630,448,000,000</td>
<td>39,351,000,000</td>
<td>21,099,000,000</td>
</tr>
<tr>
<td>CPU_CLK_UNHALTED.REF_TSC</td>
<td>584,493,000,000</td>
<td>37,570,000,000</td>
<td>19,539,000,000</td>
</tr>
<tr>
<td>L2_REQUESTS.MISS</td>
<td>1,896,828,452</td>
<td>273,404,101</td>
<td>127,001,905</td>
</tr>
<tr>
<td>L2_PREFETCHER.ALOC_XQ</td>
<td>27,135,899,380</td>
<td>2,152,050,633</td>
<td>1,075,175,257</td>
</tr>
<tr>
<td>cpi</td>
<td>1.367</td>
<td>5.020</td>
<td>5.945</td>
</tr>
<tr>
<td>L2 lines in</td>
<td>29,032,727,832</td>
<td>2,425,454,734</td>
<td>1,202,177,162</td>
</tr>
<tr>
<td>Elapsed cycles</td>
<td>9,132,703,125</td>
<td>587,031,250</td>
<td>305,296,875</td>
</tr>
<tr>
<td>bytes/cycle</td>
<td>203.5</td>
<td>264.4</td>
<td>252.0</td>
</tr>
<tr>
<td>GB/sec</td>
<td>264.5</td>
<td>343.8</td>
<td>327.6</td>
</tr>
</tbody>
</table>

L2 lines in = demand misses plus hardware prefetches
1 line = 64 bytes
Elapsed cycles = reference clocks / active threads
Multiply bytes/cycle by 1.3GHz to get GB/sec

Last two loops are close to peak bandwidth
Let's look at the assembly
for(MINIFE_GLOBAL_ORDINAL \( i = \text{row}\_\text{start}; i < \text{row}\_\text{end}; ++i) \{ \\
\text{sum += Acoefs[i] * xcoefs[Acols[i]]}; \\
\}

<table>
<thead>
<tr>
<th>Offset</th>
<th>Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x414796</td>
<td><code>vmovaps %zmm0, %zmm8</code></td>
</tr>
<tr>
<td>0x41479c</td>
<td><code>vpcmpgtq %zmm4, %zmm3, %k3{%k1}</code></td>
</tr>
<tr>
<td>0x4147a2</td>
<td><code>vpaddq %ymm1, %ymm4, %ymm4</code></td>
</tr>
<tr>
<td>0x4147a6</td>
<td><code>vmovdqu32z (%rax,%rcx,1), %zmm7{%k3}{z}</code></td>
</tr>
<tr>
<td>0x4147ad</td>
<td><code>kmovw %k3, %k2</code></td>
</tr>
<tr>
<td>0x4147b1</td>
<td><code>vmovupd (%r11,%rsi,8), %zmm9{%k3}{z}</code></td>
</tr>
<tr>
<td>0x4147b8</td>
<td><code>add $0x8, %rsi</code></td>
</tr>
<tr>
<td>0x4147bc</td>
<td><code>add $0x20, %rax</code></td>
</tr>
<tr>
<td>0x4147c0</td>
<td><code>vgatherdpdz (%r12,%ymm7,8), %k2, %zmm8</code></td>
</tr>
<tr>
<td>0x4147c7</td>
<td><code>vfmaddd231pd %zmm9, %zmm8, %zmm6{%k3}</code></td>
</tr>
<tr>
<td>0x4147cd</td>
<td><code>cmp %rdx, %rsi</code></td>
</tr>
<tr>
<td>0x4147d0</td>
<td><code>jb 0x414796 &lt;Block 271&gt;</code></td>
</tr>
</tbody>
</table>

Indirection resulting in vgatherdpdz limits bandwidth
contiguous memory streams result in near peak bandwidth
Other Metrics

Use and understand the vtune hardware collection types. They are easy to use and have many valuable metrics and displays. You can learn a lot about the hardware events and top-down cycle breakdown. Use the tooltips.

Be very aware of overheads and quantization errors due to multiplexing (only two hardware events are available so not all events run all the time with the complex collection types). Watch for large increases in runtime when using vtune.

Don’t be afraid to roll your own analysis. You can directly sample 3 fixed events plus two programmable event. Adjust the sample after value to avoid undue overhead.
When am I done?

Achieve high percentage of bandwidth
• Beware of BW bound code that doesn’t need to be (e.g., fails to optimize for reuse in L2 cache)
• Lack of vectorization, lack of streaming stores, missing SW prefetches may limit BW

Achieve high IPC/low CPI
• BW bound code will have lower IPC
• Code may be BW bound from L1 or L2 cache as well as from memory.
• Micro-architectural decisions may limit IPC (e.g., some VPU instructions issue on only one port)
• Real dependences may limit IPC (one instruction needs to wait for another’s result)
• Code may be front-end bound (instruction fetch and decode, branch prediction)

Ultimately you need excellent understanding of your algorithm’s BW requirements and careful inspection of generated code to understand and eliminate micro-architectural bottlenecks.
References

Vtune reference:
• https://software.intel.com/en-us/amplifier_help_linux

Hardware counters:
• https://software.intel.com/en-us/articles/intel-sdm (Volume 3B Section 19.4)

Recommended collection types:
advanced-hotspots, general-exploration, memory-access, hpc-performance
collect-with runsa -knob event-config=hw-event-list
sep -el to get the hw-event-list

Pause/resume:
#include <ittnotify.h>, use ittnotify
-I/opt/intel/vtune_amplifier_xe/include -L/opt/intel/vtune_amplifier_xe/lib64 -littnotify
__itt_resume()/__itt_pause()7-start-paused
BACKUP
Optimization example: CCS-QCD

QCD code written by Dr. Ken-Ichi Ishikawa, Hiroshima University

Highly optimized* for Intel® Xeon Phi™ gen 1 (formerly known as KNC) on Tsukuba COMA, tuned for gen 2 for Oakforest-PACS

Optimizations: MCDRAM, tiling for cache, manual prefetching, intrinsics, aligned memory allocation, cooperative threading

<table>
<thead>
<tr>
<th>Optimization</th>
<th>Dslash operator GF/sec</th>
<th>Full Solver GF/sec</th>
</tr>
</thead>
<tbody>
<tr>
<td>DDR only</td>
<td>126</td>
<td>96</td>
</tr>
<tr>
<td>MCDRAM, no SW prefetch</td>
<td>393</td>
<td>326</td>
</tr>
<tr>
<td>MCDRAM, SW prefetch</td>
<td>542</td>
<td>424</td>
</tr>
</tbody>
</table>

24^3x96 problem size
68 cores, 1.4GHz
All values in Gflops/Second

* https://conference.ippp.dur.ac.uk/event/470/session/14/contribution/44

Recompilation alone is insufficient
Optimizations for Intel® Xeon Phi™ processor

MCDRAM for bandwidth-bound problems

Latency hiding:

- OOO provides some latency hiding (72 uops deep)
- HT (multiple threads per core); 2-level cooperative threading for many problems
- Manual prefetching for irregular or semi-regular access patterns (e.g. indirection, tiled loop nests)

Vectorization:

- Instruction selection: AVX-512 ERI for faster exp, recip; limited precision compiler flags; #pragma nontemporal for non-temporal stores
- AVX-512 CDI for various idioms using vector scatter
Performance analysis: use HW events

Classes of hardware performance events

Uncore

- MCDRAM and DDR reads and writes
- MCDRAM-as-cache HIT, MISS

Core/Tile

- Retired loads and stores
- Retired L1, L2, uTLB, and dTLB misses
- Instructions, reference and thread cycles (architectural PMU)
- Branch prediction, I$ and iTLB misses
- Front-end stall cycles (instruction decode)
- Retired packed and scalar SIMD operations (proxy for vectorization quality)
- L2 cache line traffic
### Module-level HW profile

#### Lots of spin time

#### Low kernel time (good)

#### Seems high; 1.0 is min (best possible) for 2 threads/core
Vtune tips

Vtune is a quick way to get most of the data you need.

Limit your vtune collection time to 20s or so on one node during program steady-state: either use `__itt_pause/__itt_resume` or collect for 20s while program is running:

```
amplxe-cl -collect advanced-hotspots -analyze-system -d 20
-collect general-exploration and -collect memory-access are both useful for seeing how well the hardware is being used.
```

Vtune has lower overhead than perf record, especially on many small cores. Finalization can be slow; limiting collection time helps a lot.
Non-sampling approaches

Instrument your code
- Collect core counters for all threads
  - Use sep –count and RDPMC
  - Jevents
  - Add them all together
- Collect uncore events separately with linux perf
- Consider normalizing per something meaningful to your code, e.g., per solver iteration

Use emon to collect counters over time
- Lower overhead than sampling
- Correlation to application is over time, not to source code
## Fine-grained analysis example: CCS-QCD

Instrument only the Dslash operator  
Use RDPMC to read the counters

<table>
<thead>
<tr>
<th>Metric</th>
<th>Formula</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>L1 hit rate</td>
<td>MEM_UOPS_RETIRED.L1_MISS_LOADS/MEM_UOPS_RETIRED.ALL_LOADS</td>
<td>96.85%</td>
</tr>
<tr>
<td>L2 hit rate</td>
<td>MEM_UOPS_RETIRED.L2_HIT_LOADS/(MEM_UOPS_RETIRED.L2_HIT_LOADS+MEM_UOPS_RETIRED.L2_MISS_LOADS)</td>
<td>96.72%</td>
</tr>
<tr>
<td>IPC/core</td>
<td>2*INST_RETIRED.ANY/CPU_CLK_UNHALTED.THREAD</td>
<td>1.16</td>
</tr>
<tr>
<td>MCDRAM Read BW</td>
<td>*Memory_reads/Time</td>
<td>317GB/Sec</td>
</tr>
<tr>
<td>Per-core L2 input BW</td>
<td>64*(L2_PREFETCHER.ALOC_XQ+L2_REQUESTS.MISS)/Time</td>
<td>341GB/Sec</td>
</tr>
</tbody>
</table>

* Elapsed time can be computed several ways, e.g., CPU_CLK_UNHALTED.REF_TSC / #threads, assuming threads are all active during the measured region.

- With 2 threads/core
- Rule of thumb: 360 GB/sec aggregate max L2 input BW  
Implies this code is bandwidth bound
Legal Disclaimers

This document contains information on products, services and/or processes in development. All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest forecast, schedule, specifications and roadmaps.

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Learn more at intel.com, or from the OEM or retailer. No computer system can be absolutely secure.

Tests document performance of components on a particular test, in specific systems. Differences in hardware, software, or configuration will affect actual performance. Consult other sources of information to evaluate performance as you consider your purchase. For more complete information about performance and benchmark results, visit http://www.intel.com/performance.

Cost reduction scenarios described are intended as examples of how a given Intel-based product, in the specified circumstances and configurations, may affect future costs and provide cost savings. Circumstances will vary. Intel does not guarantee any costs or cost reduction.

Statements in this document that refer to Intel’s plans and expectations for the quarter, the year, and the future, are forward-looking statements that involve a number of risks and uncertainties. A detailed discussion of the factors that could affect Intel's results and plans is included in Intel's SEC filings, including the annual report on Form 10-K.

The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document. Intel does not control or audit third-party benchmark data or the web sites referenced in this document. You should visit the referenced web site and confirm whether referenced data are accurate.

Intel, the Intel logo, Atom, Xeon, Xeon Phi, 3D Xpoint, Iris Pro and others are trademarks of Intel Corporation in the U.S. and/or other countries. *Other names and brands may be claimed as the property of others.

© 2016 Intel Corporation.
Legal Disclaimers

Optimization Notice

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel.

Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804