ATPESC (Argonne Training Program on Extreme-Scale Computing)

Structured Parallel Programming

© 2016. James Reinders. All rights reserved. Intel. the Intel logo. Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries.

James Reinders August 1, 2016, Pheasant Run, St Charles, IL 10:45-12:00

*Other names and brands may be claimed as the property of others



Presentation: Computer Architecture Essentials

Lecturer Room



James Reinders, Recently Semi-retired, Former Intel Director

10:45 am - 12:00 pm

9:30 am - 10:15 am

Presentation: Structured Parallel Programming

Lecturer Room



James Reinders, Recently Semi-retired, Former Intel Director

1:00 pm - 1:45 pm

Presentation: Performance: SIMD, Vectorization and Performance Tuning

Lecturer Room



James Reinders, Recently Semi-retired, Former

Intel Director

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries. *Other names and brands may be claimed as the property of others.

Knights Landing Clustering and Memory Modes, use and implications on the future of architecture and memory configurations.

Vectorization, current state of the art thinking, use and implications on the future of data parallelism through threading + SIMD instructions.





Structured Parallel Programming

- Michael McCool
- Arch Robison
- James Reinders

Uses Cilk Plus and TBB as primary frameworks for examples.

Appendices concisely summarize Cilk Plus and TBB.

www.parallelbook.com

*Other names and brands may be claimed as the property of others

(pointers to teaching materials, ours and others!)

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries.



Parallel Patterns: Overview





Structured Programming with Patterns

- Patterns are "best practices" for solving specific problems.
- Patterns can be used to organize your code, leading to algorithms that are more scalable and maintainable.
- A pattern supports a particular "algorithmic structure" with an efficient implementation.

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries

Other names and brands may be claimed as the property of others

• Good parallel programming models support a set of useful parallel patterns with low-overhead implementations.



Some Basic Patterns

Serial: Sequence
→ Parallel: Superscalar Sequence
Serial: Iteration
→ Parallel: Map, Reduction, Scan, Recurrence...



(Serial) Sequence



*Other names and brands may be claimed as the property of others.

A serial sequence is executed in the exact order given:

$$F = f(A);$$

 $G = g(F);$
 $B = h(G);$

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries.

Superscalar Sequence



*Other names and brands may be claimed as the property of others

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries

Developer writes "serial" code:

- F = f(A); G = g(F); H = h(B,G); R = r(G); P = p(F); Q = q(F); S = s(H,R);C = t(S,P,Q);
- Tasks ordered only by data dependencies
- Tasks can run whenever input data is ready

(Serial) Iteration



The iteration pattern repeats some section of code as long as a condition holds

```
while (c) {
    f();
}
```

Each iteration can depend on values computed in any earlier iteration.

The loop can be terminated at any point based on computations in any iteration

(Serial) Countable Iteration



The iteration pattern repeats some section of code a specific number of times

```
for (i = 0; i<n; ++i) {
    f();
}</pre>
```

```
This is the same as
i = 0;
while (i<n) {
    f();
    ++i;
}</pre>
```



Parallel "Iteration"

Other names and brands may be claimed as the property of others

The serial iteration pattern actually maps to several *different* parallel patterns It depends on whether and how iterations depend on each other... Most parallel patterns arising from iteration require a fixed number of invocations of the body, known in advance

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries.

Map



Examples: gamma correction and thresholding in images; color space conversions; Monte Carlo sampling; ray tracing.

Other names and brands may be claimed as the property of others

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries

- *Map* invokes a function on every element of an index set.
- The index set may be abstract or associated with the elements of an array.
- Corresponds to "parallel loop" where iterations are independent.

Reduction



Examples: averaging of Monte Carlo samples; convergence testing; image comparison metrics; matrix operations.

- *Reduce* combines every element in a collection into one using an *associative* operator: x+(y+z) = (x+y)+z
- For example: *reduce* can be used to find the sum or maximum of an array.
- Vectorization may require that the operator *also* be *commutative*:
 x+y = y+x

Scan



Examples: random number generation, pack, tabulated integration, time series analysis

• *Scan* computes all partial reductions of a collection

```
A[0] = B[0] + init;
for (i=1; i<n; ++i) {
    A[i] = B[i] + A[i-1];
}
```

- Operator must be (at least) associative.
- Diagram shows one possible parallel implementation using three-phase strategy

Phi are trademarks of Intel Corporation in the U.S. and/or other countries

Geometric Decomposition/Partition



Examples: JPG and other macroblock compression; divide-and-conquer matrix multiplication; coherency optimization for cone-beam recon.

- *Geometric decomposition* breaks an input collection into sub-collections
- *Partition* is a special case where sub-collections do not overlap
- Does not move data, it just provides an alternative "view" of its organization

Stencil



• *Stencil* applies a function to neighbourhoods of an array.

- Neighbourhoods are given by set of relative offsets.
- Boundary conditions need to be considered.

Examples: image filtering including convolution, median, anisotropic diffusion

Implementing Stencil



*Other names and brands may be claimed as the property of others.



© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries.





Vectorization can include converting regular reads into a set of shifts.

Strip-mining reuses previously read inputs within serialized chunks.

nD Stencil



- *nD Stencil* applies a function to neighbourhoods of an nD array
- Neighbourhoods are given by set of relative offsets
- Boundary conditions need to be considered

Examples: image filtering including convolution, median, anisotropic diffusion; simulation including fluid flow, electromagnetic, and financial PDE solvers, lattice QCD

Pipeline

Other names and brands may be claimed as the property of others

- *Pipeline* uses a sequence of stages that transform a flow of data
- Some stages may retain state
- Data can be consumed and produced incrementally: "online"

Examples: image filtering, data compression and decompression, signal processing

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries.



Fork-Join: Efficient Nesting

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries



Other names and brands may be claimed as the property of other

- Fork-join can be nested
- Spreads cost of work distribution and synchronization.
- This is how cilk_for, and tbb::parallel_for are implemented.

Recursive fork-join enables high parallelism.



Parallel Patterns: Overview









non-proprietary	BLAS, FFTW	MPI	OpenMP*	ТВВ	Cilk™ Plus
prog. lang.	Fortran, C, C++	Fortran, C, C++	Fortran or C	C++	C++

Use abstractions !!!

Avoid direct programming to the low level interfaces (like pthreads).

PROGRAM IN TASKS, NOT THREADS

Is OpenCL* low level? For HPC – YES.



non-proprietary	BLAS, FFTW	MPI	OpenMP*	ТВВ	Cilk™ Plus
prog. lang.	Fortran, C, C++	Fortran, C, C++	Fortran or C	C++	C++





non-proprietary	BLAS, FFTW	MPI	OpenMP*	ТВВ	Cilk™ Plus
prog. lang.	Fortran, C, C++	Fortran, C, C++	Fortran or C	C++	C++









© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries.

non-proprietary	BLAS, FFTW	MPI	OpenMP*	ТВВ	Cilk™ Plus
prog. lang.	Fortran, C, C++	Fortran, C, C++	Fortran or C	C++	C++



*Other names and brands may be claimed as the property of others.



non-proprietary	BLAS, FFTW	MPI	OpenMP*	ТВВ	Cilk™ Plus
prog. lang.	Fortran, C, C++	Fortran, C, C++	Fortran or C	C++	C++



© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries.

*Other names and brands may be claimed as the property of others.



non-proprietary	BLAS, FFTW	MPI	OpenMP*	ТВВ	Cilk™ Plus
prog. lang.	Fortran, C, C++	Fortran, C, C++	Fortran or C	C++	C++
implemented	vendor libraries	many	in compiler	portable	in compiler
standard	open interfaces	open interfaces	OpenMP standard (1997-)	open source (2007, Intel)	open interfaces (MIT, Intel)
supported by	most vendors	open src & vendors	most compilers	ported most everywhere	gcc and Intel (llvm future)

Compare...

proprietary	NVidia CUDA	NVidia OpenACC	Intel LEO
purpose	data parallel	offload	offload
target (perf.)	NVidia GPUs	NVidia GPUs	portable
alternative	OpenCL*	OpenMP 4.0	OpenMP 4.0



non-proprietary	BLAS, FFTW	MPI	OpenMP*	ТВВ	Cilk™ Plus
prog. lang.	Fortran, C, C++	Fortran, C, C++	Fortran or C	C++	C++
implemented	vendor libraries	many	in compiler	portable	in compiler
standard	open interfaces	open interfaces	OpenMP standard (1997-)	open source (2007, Intel)	open interfaces (MIT, Intel)
supported by	most vendors	open src & vendors	most compilers	ported most everywhere	gcc and Intel (llvm future)

Compare...

proprietary	NVidia CUDA	NVidia OpenACC	Intel LEO
purpose	data parallel	offload	offload
target (perf.)	NVidia GPUs	NVidia GPUs	portable
alternative	OpenCL	OpenMP 4.0	OpenMP 4.0



non-proprietary	BLAS, FFTW	MPI	OpenMP*	ТВВ	Cilk™ Plus
prog. lang.	Fortran, C, C++	Fortran, C, C++	Fortran or C	C++	C++
implemented	vendor libraries	many	in compiler	portable	in compiler
standard	open interfaces	open interfaces	OpenMP standard (1997-)	open source (2007, Intel)	open interfaces (MIT, Intel)
supported by	most vendors	open src & vendors	most compilers	ported most everywhere	gcc and Intel (llvm future)
composable?	usually	YES	NO	YES	YES
memory	shared/distributed	distributed	shared (in implementations)	shared memory	shared memory
tasks	yes	n/a	YES	YES	limited keywords, TBB
explicit SIMD	internal	n/a	YES (OpenMP 4.0: SIMD)	use compiler options, OpenMP directives, or Cilk Plus keywords	keywords
offload	some	n/a	YES (OpenMP 4.0: SIMD)	use Cilk Plus or OpenMP	keywords

Best options for Performance and Performance Portability



For TBB - we asked ourselves:

Other names and brands may be claimed as the property of other

- How should C++ be extended?
 - "templates / generic programming"
- What do we want to solve?
 - Abstraction with good performance (scalability)
 - Abstraction that steers toward easier (less) debugging
 - Abstraction that is readable

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries



Intel® Threading Building Blocks (Intel® TBB)

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries

C++ Library for parallel programming

• Takes care of managing multitasking

Runtime library

• Scalability to available number of threads

Cross-platform

• Windows*, Linux*, Mac OS* and others

http://threadingbuildingblocks.org/

Other names and brands may be claimed as the property of others



Rich Feature Set for Parallelism

Parallel algorithms and data structures

Threads and synchronization

Memory allocation and task scheduling

Generic Parallel	Flow Graph	Concur	Concurrent Containers			
Efficient scalable way to exploit the power of	A set of classes to express parallelism as	Concurrent access, and a scalable alternative to serial containers with external locking				
multi-core without having to start from scratch.	a graph of compute dependencies and/or	Synchro	nization Prim	itives		
	data flow	Atomic operations, a properties	Atomic operations, a variety of mutexes with different properties, condition variables			
Task Scheduler		Thread Local Storage	Threads	Miscellaneous		
Sophisticated work scheduling engine that empowers parallel algorithms and the flow graph		Unlimited number of thread-local variables	OS API wrappers	Thread-safe timers and exception classes		
Memory Allocation						
Scalable memory manager and false-sharing free allocators						
© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries. *Other names and brands may be claimed as the property of others.						

Rich Feature Set for Parallelism

Parallel algorithms and data structures

Threads and synchronization

Memory allocation and task scheduling

Generic Parallel Algorithms	Flow Graph	Concurrent Containers Concurrent access and a scalable alternative to seria				
Efficient scalable way to exploit the power of multi-core without having to start from scratch.	A set of classes to express parallelism as	containers v	with external	locking		
	a graph of compute dependencies and/or	Synchro	nization Prim	itives		
	data flow	Atomic operations, a properties	Atomic operations, a variety of mutexes with different properties, condition variables			
Task Scheduler		Thread Local Storage	Threads	Miscellaneous		
Sophisticated work scheduling engine that empowers parallel algorithms and the flow graph		Unlimited number of thread-local variables	OS API wrappers	Thread-safe timers and exception classes		
Memory Allocation						
Scalable memory manager and false-sharing free allocators						
© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries. *Other names and brands may be claimed as the property of others.						



Generic Algorithms

Loop parallelization

parallel_for

parallel_reduce

- load balanced parallel execution
- fixed number of independent iterations

parallel_scan

- computes parallel prefix

y[i] = y[i-1] op x[i]

Parallel sorting

parallel sort

Parallel function invocation

parallel_invoke

Other names and brands may be claimed as the property of other

- Parallel execution of a number of userspecified functions

Parallel Algorithms for Streams parallel_do

- Use for unstructured stream or pile of work
- Can add additional work to pile while running **parallel for each**
- parallel_do without an additional work feeder

pipeline / parallel_pipeline

- Linear pipeline of stages
- Each stage can be parallel or serial in-order or serial out-of-order.
- Uses cache efficiently

Computational graph

flow::graph

© 2016, James Reinders, All rights reserved, Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries

- Implements dependencies between nodes
- Pass messages between nodes



Parallel For

tbb::parallel_for

Has several forms.

Execute functor(i) for all $i \in [lower, upper)$

parallel_for(lower, upper, functor);

Execute functor(i) for all $i \in \{lower, lower+stride, lower+2*stride, ...\}$

🛿 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries

parallel_for(lower, upper, stride, functor);

Execute *functor*(*subrange*) for all *subrange* in *range*

parallel_for(range, functor);

*Other names and brands may be claimed as the property of others

Map





tbb::parallel_for

Other names and brands may be claimed as the property of other

```
#include <tbb/blocked range.h>
#include <tbb/parallel for.h>
#define N 10
inline int Prime(int & x) {
    int limit, factor = 3;
    limit = (long)(sqrtf((float)x)+0.5f);
    while( (factor <= limit) && (x % factor))</pre>
       factor ++;
    x = (factor > limit ? x : 0);
 }
int main (){
    int a[N];
                                                      A call to a template function
    // initialize array here...
    tbb::parallel_for (0, N, 1,
                                                      parallel for (lower, upper, stride, functor)
       [&](int i){
          Prime (a[i]);
                                           Task: loop body as C++ lambda expression
       });
    return 0;
```

Intel Inside Cilk VTune Xeon and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countrie



Rich Feature Set for Parallelism

Parallel algorithms and data structures

Threads and synchronization

Memory allocation and task scheduling

Generic Parallel	Flow Graph	Concurrent Containers		
Efficient scalable way to exploit the power of multi-core without having to start from scratch.	A set of classes to express parallelism as a graph of compute dependencies and/or data flow	Concurrent access, and a scalable alternative to serial containers with external locking		
		Synchronization Primitives		
		Atomic operations, a variety of mutexes with different properties, condition variables		
Task Scheduler		Thread Local Storage	Threads	Miscellaneous
Sophisticated work scheduling engine that empowers parallel algorithms and the flow graph		Unlimited number of thread-local variables	OS API wrappers	Thread-safe timers and exception classes
Memory Allocation				
Scalable memory manager and false-sharing free allocators				
© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries. *Other names and brands may be claimed as the property of others.				





James Reinders Foreword by Alexander Stepanov

its reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries.

O'REILLY"

*Other names and brands may be claimed as the property of others

The MOST popular abstract parallelism model for C++





hts reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries.

James Reinders Foreword by Alexander Stepanov

O'REILLY"



Sorry OpenMP

You just do not cut it.

(for C++)

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries.

*Other names and brands may be claimed as the property of others.



Sorry OpenMP Down with just do not cut it. OpenMP! (for C++)



© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries.



The next few slides are based on following paper from WHPCF'14:



Other names and brands may be claimed as the property of others

STAC-A2 on Intel Architecture: From Scalar Code to Heterogeneous Application

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries.

Evgeny Fiksman evgeny.fiksman@intel.com Sania Salahuddin sania.salahudin@intel.com

SC`14, New Orleans, November 16th, 2014



STAC-A2 overview (https://stacresearch.com/)

- A vendor independent market risk analysis benchmark
- Defined by Securities Technology Analysis Center (STAC*)
- Calculate "Greeks" sensitivity of the option price to changes in parameters of the underlying market
- Heston option pricing model & Least Squares Monte Carlo of Longstaff & Schwartz
- Benchmark Metrics

Other names and brands may be claimed as the property of others

- Speed (GREEKS.TIME.COLD/WARM)
- Workload scalability (MAX_ASSETS, MAX_PATHS)

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries

- Power & Space efficiency
- Quality

TBB used on STAC-A2 Benchmark – beat OpenMP

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries.

130829 and 140507 use identical hardware 140507 and 140814 use identical source code This is portable code:

no "intrinsics"

~1.45x from each HW generation, SW change worth at least 2 HW generations

*Other names and brands may be claimed as the property of others



Parallelization choices matter



Hold on!!!

Who is the invited keynote speaker for OpenMP conference in September 2015?





How did Intel TBB beat OpenMP annotations on STAC-A2?

OpenMP annotations work well when

You control the whole machine

Other names and brands may be claimed as the property of others

- You have one level of parallelism
- You want to take low level control of scheduling, placement,...

Intel TBB tends to out perform OpenMP when...

- You don't know about the machine you'll run on
- You have many levels of parallelism (recursive, or in libraries)
- You're happy to let the runtime handle things

Both are portable: Intel TBB does not require compiler support. Both are reasonably performance portable in practice, although TBB is composable – which can be a significant advantage in perf. port.

2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries

OpenMP is very popular – and works very well on technical applications (like HPC) with C and Fortran. But, for C++... TBB is better.

I was having a little fun... to make a point.

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries.



*Other names and brands may be claimed as the property of others.







Nested parallelism is important to exploit.

*Other names and brands may be claimed as the property of others.

Trending: more and more so.

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries.

OpenMP Nested Parallelism: HOT TEAMS

OpenMP worker threads – created ONCE PER PROGRAM

NESTED PARALLEL:

By DEFAULT, any parallel worker that executes a parallel construct does that work inside the same worker thread.

PRO: controlled memory footprint (including stack space)

CON: no load balancing

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries

Other names and brands may be claimed as the property of others

OpenMP Nested Parallelism: HOT TEAMS

OpenMP worker threads – created ONCE PER PROGRAM Additional level(s) Created and released repeatedly NESTED PARALLEL:

TURN ON NESTING (no code changes – done with

environment variables)

PRO: load balancing

CON: high overhead, potential oversubscription (runaway memory/stack usage being the key issue)

http:// lotsofcores.com



Volume 2: August 2015

"High Performance Parallelism Pearls Volume 2"

73 expert contributors23 affiliations10 countries24 contributed chapters

Table of Contents...

Foreword Introduction Numerical Weather Prediction Optimization WRF Goddard Microphysics Scheme Optimization Pairwise DNA Sequence Alignment Optimization Accelerated Structural Bioinformatics for Drug Discovery Amber PME Molecular Dynamics Optimization Low Latency Solutions for Financial Services Parallel Numerical Methods in Finance Wilson Dslash Kernel From Lattice QCD Optimization

Cosmic Microwave Background Analysis: Nested Parallelism In Practice **Visual Search Optimization Radio Frequency Ray Tracing** Exploring Use of the Reserved Core High Performance Python Offloading Fast Matrix Computations on Asynchronous Streams **MPI-3 Shared Memory Programming Introduction** Coarse-Grain OpenMP for Scalable Hybrid Parallelism Exploiting Multilevel Parallelism with OpenMP **OpenCL: There and Back Again** OpenMP vs. OpenCL: Difference in Performance? **Prefetch Tuning Optimizations** SIMD functions via OpenMP Vectorization Advice Portable Explicit Vectorization Intrinsics Power Analysis for Applications and Data Centers



OpenMP Nested Parallelism: HOT TEAMS Chapter 18: Exploiting Multilevel Parallelism with OpenMP

Nested OpenMP is an optional feature of the OpenMP standard. Its support is subject to the compilers and runtime libraries. The default is to ignore OpenMP parallel regions within a running parallel region; in OpenMP parlance, the nested regions are serialized. This can be overridden by setting OMP_NESTED=true. The Intel OpenMP runtime has greatly improved performance for nested OpenMP since releasing Intel Composer XE 15.1 with so-called HOT_TEAMS. They are enabled in our experiments by setting these environment variables;

OpenMP 4.0 AFFINITY AND HOT TEAMS OF INTEL OpenMP RUNTIME

export OMP_NEST

export OMP_NUM export OMP_PLAC

export OMP_PRO/

-np 5 ./

h the

A node contains multiple parallel units-multiple cores, multiple sockets, multiple hardware threads, and optionally coprocessors. The ability to bind OpenMP threads to physical processing units has become increasingly important to achieve high performance on these modern CPUs. OpenMP 4.0 affinity features provide standard ways to control thread affinity that can have a dramatic performance effect. This impact is especially true on current generation Intel Xeon Phi coprocessors: four hardware threads share the L1/L2 cache of an in-order core. We use OpenMP runtime environments to optimally bind MPI tasks and OpenMP threads. For instance, when using 5 MPI and 12 OpenMP threads for the band loop and 4 OpenMP threads for compute, they are set as

export OMP_NESTED=true

mpirun - np 5./myapp

export OMP_NUM_THREADS=12,4 export OMP_PLACES=threads

export UMP_PLALES=threaus export OMP_PROC_BIND=spread,close

ND.

ngle

export KMP_HOT_TEAMS_MODE=1 export KMP_HOT_TEAMS_MAX_LEVEL=2 export MKL_DYNAMIC=false

Note that we set MKL_DYNAMIC=false for DGEMM or FFT when they are use

HOT TEAMS MOTIVATION

export KMP_HOT_TEAMS_MODE=1
export KMP_HOT_TEAMS_MAX_LEVEL=2
export MKL_DYNAMIC=false "Hot teams" is an extension to OpenMP supported by the Intel runum the overhead of OpenMP parallelism. It works with standard OpenMP code but cn. It is a logical extension that may inspire similar capabilities in other implementations.

To understand "hot teams," it is important to know that any modern implementation of OpenMP, in order to avoid the cost of creating and destroying pthreads, has the OpenMP runtime maintain a pool of OS threads (pthreads on Linux) that it has already created. This is standard practice in OpenMP runtimes because OS thread creation is normally quite expensive.

However, OpenMP also has a concept of a thread team, which is the set of pthreads that will execute

10 OpenMP Nested Parallelism: HOT TEAMS

Chapter 10: Cosmic Microwave Background Analysis: Nested Parallelism In Practice

CHAPTER 10 COSMIC MICROWAVE BACKGROUND ANALYSIS

costs are prohibitively expensive when the nested regions are encountered often, such as when the threads are spawned for an inner-most loop.

There is, however, support for an experimental feature in the Intel[®] OpenMP runtime (Version 15 Update 1 or later) known as "hot teams" that is able to reduce these overheads, by keeping a pool of threads alive (but idle) during the execution of the non-nested parallel code. The use of hot teams is controlled by two environment variables: KMP_HOT_TEAMS_MODE and KMP_HOT_TEAMS_MAX_LEVEL. To keep unused team members alive when team sizes change we set KMP_HOT_TEAMS_MODE=1, and because we have two levels of parallelism we set KMP_HOT_TEAMS_MAX_LEVEL=2.

Care must also be taken with thread affinity settings. OpenMP 4.0 provides new environment variables for handling the physical placement of threads, OMP_PROC_BIND and OMP_PLACES, and these are compatible with nested parallel regions. To place team leaders on separate cores, and team members on the same core, we set OMP_PROC_BIND=spread, close and OMP_PLACES=threads.



KEEP KEEP CALAA AND ASK SOME QUESTIONS

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries.

*Other names and brands may be claimed as the property of others.



James Reinders. Parallel Programming Enthusiast

James has been involved in multiple engineering, research and educational efforts to increase use of parallel programming throughout the industry. James worked 10,001 days as an Intel employee 1989-2016, and contributed to numerous projects including the world's first TeraFLOP/s supercomputer (ASCI Red), first 3 TeraFLOP/s supercomputer (ASCI Red upgrade), the world's first TeraFLOP/s microprocessor (Intel® Xeon Phi[™] coprocessor) and the world's first 3 TeraFLOP/s microprocessor (Intel® Xeon Phi[™] coprocessor) and the world's first 3 TeraFLOP/s microprocessor (Intel® Xeon Phi[™] Processor). James been an author on numerous technical books, including VTune[™] Performance Analyzer Essentials (Intel Press, 2005),

Intel® Threading Building Blocks (O'Reilly Media, 2007), Structured Parallel Programming (Morgan Kaufmann, 2012), Intel® Xeon Phi[™] Coprocessor High Performance Programming (Morgan Kaufmann, 2013), Multithreading for Visual Effects (A K Peters/CRC Press, 2014),

High Performance Parallelism Pearls Volume 1 (Morgan Kaufmann, Nov. 2014), High Performance Parallelism Pearls Volume 2 (Morgan Kaufmann, Aug. 2015), and Intel® Xeon Phi[™] Processor High Performance Programming - Knights Landing Edition (Morgan Kaufmann, 2016).

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries.

Other names and brands may be claimed as the property of others