ATPESC (Argonne Training Program on Extreme-Scale Computing)

Performance, SIMD, Vectorization and Performance Tuning

🛛 2016, James Reinders, All rights reserved. Intel, the Intel logo. Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or

James Reinders August 1, 2016, Pheasant Run, St Charles, IL 13:00-13:45



9:30 am - 10:15 am

10:45 am - 12:00 pm

Presentation: Computer Architecture Essentials

Lecturer Room



James Reinders, Recently Semi-retired, Former Intel Director

Presentation: Structured Parallel Programming

Lecturer Room



James Reinders, Recently Semi-retired, Former Intel Director Knights Landing Clustering and Memory Modes, use and implications on the future of architecture and memory configurations.

Vectorization, current state of the art thinking, use and implications on the future of data parallelism through threading + SIMD instructions.

1:00 pm - 1:45 pm

Presentation: Performance: SIMD, Vectorization and Performance Tuning

Lecturer Room



James Reinders, Recently Semi-retired, Former Intel Director

Parallel first

Vectorize second



MULTITHREADING FOR VISUAL EFFECTS

Martin Watt • Erwin Coumans • George ElKoura • Ronald Henderson Manuel Kraemer • Jeff Lait • James Reinders





Multithreading is more powerful than vectorization – by simple math: 16 way from vectorization 244 way from thread parallelism

*Other names and brands may be claimed as the property of others.

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries.





There is an urban legend that Albert Einstein once said that compounding interest is the most powerful force in the universe.







© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries. *Other names and brands may be claimed as the property of others.

11111



Assertion:

We need to embrace *explicit* vectorization in our programming.







Shouldn't we solve with better tools? What is vectorization?

Could we just ignore it?





Vectors Instructions (SIMD instructions) Make things Faster

(that's the premise)





Up to 4x Performance

with Intel® Advanced Vector Extensions 512 (Intel® AVX-512) Support



*Other names and brands may be claimed as the property of other

- Significant leap to 512-bit SIMD support for processors
- Intel® Compilers and Intel® Math Kernel Library include AVX-512 support
- Strong compatibility with AVX
- Added EVEX prefix enables additional functionality
- Appears first in future Intel® Xeon Phi[™] coprocessor, code named Knights Landing

Higher performance for the most demanding computational tasks

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries.

Performance with Explicit Vectorization



Configuration: Intel® Core™ i7 CPU X980 system (6 cores with Hyper-Threading On), running at 3.33GHz, with 4.0GB RAM, 12M smart cache, 64-bit Windows Server 2008 R2 Enterprise SP1. For more information go to http://www.intel.com/performance



What is a Vector?



Vector of numbers 4.4 1.1 3.1 -8.5 -1.3 1.7 7.5 5.6 -3.2 3.6 4.8





Vector addition

	4.4	1.1	3.1	-8.5	-1.3	1.7	7.5	5.6	-3.2	3.6	4.8	
+ [-0.3	-0.5	0.5	0	0.1	0.8	0.9	0.7	1	0.6	-0.5	
=[4.1	0.6	3.6	-8.5	-1.2	2.5	8.4	6.3	-2.2	4.2	4.3	



...and Vector multiplication

	4.4	1.1	3.1	-8.5	-1.3	1.7	7.5	5.6	-3.2	3.6	4.8
+	-0.3	-0.5	0.5	0	0.1	0.8	0.9	0.7	1	0.6	-0.5
	4.1	0.6	3.6	-8.5	-1.2	2.5	8.4	6.3	-2.2	4.2	4.3

	4.4	1.1	3.1	-8.5	-1.3	1.7	7.5	5.6	-3.2	3.6	4.8
×	-0.3	-0.5	0.5	0	0.1	0.8	0.9	0.7	1	0.6	-0.5
=	-1.32	-0.55	1.55	0	-0.13	1.36	6.75	3.92	-3.2	2.16	-2.4

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries.



An example



© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries.



```
void v_add (float *c,
            float *a,
            float *b)
{
        for (int i=0; i<= MAX; i++)</pre>
```

}

```
c[i]=a[i]+b[i];
```

```
Loop:
```

```
1. LOAD a[i] \rightarrow Ra
```

```
2. LOAD b[i] -> Rb
```

```
3. ADD Ra, Rb \rightarrow Rc
```

```
4. STORE Rc \rightarrow c[i]
```

```
5. ADD i + 1 -> i
```



🛿 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries.

void v_add (float *c,

Loop:

- 1. LOADv4 a[i:i+3] -> Rva
- 2. LOADv4 b[i:i+3] -> Rvb
- 3. ADDv4 Rva, Rvb -> Rvc
- 4. STOREv4 Rvc \rightarrow c[i:i+3]
- 5. ADD i + 4 -> i

*Other names and brands may be claimed as the property of others.

Loop:

- 1. LOAD a[i] -> Ra
- 2. LOAD b[i] -> Rb
- 3. ADD Ra, $Rb \rightarrow Rc$
- 4. STORE Rc \rightarrow c[i]
- 5. ADD i + 1 -> i



vector data operations:

data We call this "vectorization"

🛿 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries.

void v_add (float *c,

Loop:

- 1. LOADv4 a[i:i+3] -> Rva
- 2. LOADv4 b[i:i+3] -> Rvb
- 3. ADDv4 Rva, Rvb -> Rvc
- 4. STOREv4 Rvc \rightarrow c[i:i+3]
- 5. ADD i + 4 -> i

*Other names and brands may be claimed as the property of others.

Loop:

- 1. LOAD a[i] -> Ra
- 2. LOAD b[i] -> Rb
- 3. ADD Ra, $Rb \rightarrow Rc$
- 4. STORE Rc \rightarrow c[i]
- 5. ADD i + 1 -> i



```
vector data operations:
data operations done in parallel
void v_add (float *c, float *a, float *b)
{
  for (int i=0; i<= MAX; i++)
     c[i]=a[i]+b[i];
}
```



```
void v_add (float *c, float *a, float *b)
{
    for (int i=0; i<= MAX; i++)
        c[i]=a[i]+b[i];
}</pre>
```

PROBLEM:

```
This LOOP is NOT LEGAL to (automatically) VECTORIZE
in C / C++ (without more information).
Arrays not really in the language
```

Pointers are, evil pointers!



Choice 1: use a compiler switch for auto-vectorization

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries.

(and *hope* it vectorizes)



Choice 2: give your compiler hints

(and hope it vectorizes)

*Other names and brands may be claimed as the property of others.

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries.



C99 restrict keyword

```
void v_add (float *restrict c,
        float *restrict a,
        float *restrict b)
{
        for (int i=0; i<= MAX; i++)
        c[i]=a[i]+b[i];
}
```

*Other names and brands may be claimed as the property of others.

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries.



IVDEP (ignore assumed vector dependencies)

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries.

```
void v_add (float *c,
            float *a,
            float *b)
{
    #pragma ivdep
        for (int i=0; i<= MAX; i++)
            c[i]=a[i]+b[i];
}
```



Choice 3: code explicitly for vectors

(mandatory vectorization)

*Other names and brands may be claimed as the property of others.

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries.



© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries.

```
void v_add (float *c,
            float *a,
            float *b)
{
    #pragma omp simd
    for (int i=0; i<= MAX; i++)
            c[i]=a[i]+b[i];
}
```



OpenMP* 4.0: #pragma omp declare simd

```
#pragma omp declare simd
void v1_add (float *c,
            float *a,
            float *b)
{
            *c=*a+*b;
}
```



SIMD instruction intrinsics

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries.



array operations (CilkTM Plus)

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries.

Challenge: long vector slices can cause cache issues; fix is to keep vector slices short.

*Other names and brands may be claimed as the property of others.

Cilk[™] Plus is supported in Intel compilers, and gcc (4.9).



vectorization solutions

- 1. auto-vectorization (use a compiler switch and hope it vectorizes)
 - sequential languages and practices gets in the way
- 2. give your compiler hints and hope it vectorizes
 - C99 restrict (implied in FORTRAN since 1956)
 - #pragma ivdep
- 3. code explicitly
 - OpenMP 4.0 #pragma omp simd
 - CilkTM Plus array notations
 - SIMD instruction intrinsics

Other names and brands may be claimed as the property of others

 Kernels: OpenMP 4.0 #pragma omp declare simd; OpenCL; CUDA kernel functions

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries



vectorization solutions

- 1. auto-vectorization (use a compiler switch and hope it vectorizes)
 - sequential languages and practices gets in the way
- 2. give your compiler hints and hope it vectorizes
 - C99 restrict (implied in FORTRAN since 1956)
 - #pragma ivdep
- 3. code explicitly
 - OpenMP 4.0 #pragma omp simd
 - CilkTM Plus array notations

Best at being

Reliable, predictable and portable

- SIMD instruction intrinsics
- Kernels: OpenMP 4.0 #pragma omp declare simd; OpenCL; CUDA kernel functions



Explicit parallelism



parallelization

Try auto-parallel capability: -parallel (Linux* or OS X*) -Qparallel (Windows*)



© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries.

Or explicitly use...

Fortran directive (!DIR\$ PARALLEL)

C pragma (#pragma parallel)

*Other names and brands may be claimed as the property of others.

Intel® Threading Building Blocks (TBB)



parallelization

Try auto-parallel capability: -parallel (Linux or OS X*) -Qparallel (Windows)

Best at being Reliable, predictable ar	nd portable						
Or explicitly use	c\$OMP PARALLEL DO DO T=1.N B(T) = (A(T) + A(T-1)) / 2.0						
OpenMP	END DO						
Intel® Threading Building Blocks (TI	c\$OMP END PARALLEL DO						


OpenMP 4.0

Based on a proposal from Intel based on customer success with the Intel[®] CilkTM Plus features in Intel

simd construct

Summary

The simd construct can be applied to a loop to indicate that the loop can be transformed into a SIMD loop (that is, multiple iterations of the loop can be executed concurrently using SIMD instructions).







OpenMP 4.0

*Other names and brands may be claimed as the property of other

Based on a proposal from Intel based on customer success with the Intel[®] Cilk[™] Plus features in Intel

simd construct

```
#pragma omp simd reduction(+:val) reduction(+:val2)
for(int pos = 0; pos < RAND_N; pos++) {
  float callValue=
      expectedCall(Sval,Xval,MuByT,VBySqrtT,l_Random[pos]);
  val += callValue;
  val2 += callValue * callValue;
}</pre>
```

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries.

simd construct (**OpenMP 4.0**)

YES – VECTORIZE THIS



Summary

The simd construct can be applied to a loop to indicate that the loop can be transformed into a SIMD loop (that is, multiple iterations of the loop can be executed concurrently using SIMD instructions).

C/C++

#pragma omp sind [clause][.] clause] ...] new-line for-loops

where clause is one of the following:

safelen(langth)

linear(list[:linear-step])

aligned(list[:alignment])

private(list)

lastprivate(list)

reduction (reduction-identifier:list)

collapse(n)

The simd directive places restrictions on the structure of the associated for-loops. Specifically, all associated for-loops must have canonical loop form (Section 2.6 on page 51).

[\$omp sind {clause][,] clause...] do-loops [[\$omp end simd]

where clause is one of the following:

safelen (langth) linear (list[:linear-step]) aligned (list[:alignment]) private (list) lastprivate (list) reduction (reduction-identifier: list) collapse(n)

If an end simd directive is not specified, an end simd directive is assumed at the end of the do-loops.

All associated do-loops must be do-constructs as defined by the Fortran standard. If an end simd directive follows a do-construct in which several loop statements share a DO termination statement, then the directive can only be specified for the outermost of these DONOTE: PERME OpenMP standard, the "for-loop" must have canonical loop form.

Fortran -

*Other names and brands may be claimed as the property of others.

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries.

Fortran

declare simd construct (**OpenMP 4.0**)

Make VECTOR versions of this function.



Summary

The declare simd construct can be applied to a function (C, C++ and Fortran) or a subroutine (Fortran) to enable the creation of one or more versions that can process multiple arguments using SIMD instructions from a single invocation from a SIMD loop. The declare simd directive is a declarative directive. There may be multiple declare simd directives for a function (C, C++, Fortran) or subroutine (Fortran).

C/C++	Fortran
<pre>#pragma cmp declare sind [clause[[] clause]] new-line [#pragma cmp declare simd [clause[[,] clause]] new-line] [] function definition or declaration</pre>	<pre>!\$omp declare simd(proc-name) [clause[[] clause]]</pre>
where <i>clause</i> is one of the following:	where <i>clause</i> is one of the following::
<pre>simdlen(length) linear(argument-list[:constant-linear-step]) aligned(argument-list[:alignment]) uniform(argument-list) inbranch potinbranch</pre>	<pre>simdlen(length) linear(argument-list[:constant-linear-step]) aligned(argument-list[:alignment]) uniform(argument-list) inbranch notinbranch</pre>
6	.*

Loop SIMD construct (OpenMP 4.0)

Parallelize and Vectorize.



Summary

The loop SIMD construct specifies a loop that can be executed concurrently using SIMD instructions and that those iterations will also be executed in parallel by threads in the team.

Syntax

#pragma omp for simd[clause[[,] clause] ...] new-line
for-loops

where *clause* can be any of the clauses accepted by the **for** or **simd** directives with identical meanings and restrictions.

C/C++

C/C++

!\$omp	do	simd	[clause	e[[,] clause]]
do-loc	ps			
[!\$omp	en	d do	simd	[nowait]]

where *clause* can be any of the clauses accepted by the **simd** or **do** directives, with identical meanings and restrictions.

Fortran

If an end do simd directive is not specified, an end do simd directive is assumed at the end of the do-loop.

Fortran







for your consideration: Intel Compilers support **keywords** as an alternative

*Other names and brands may be claimed as the property of others

- Keyword versions of SIMD pragmas added:
 - _Simd, _Safelen, _Reduction

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries

• __intel_simd_lane() intrinsic for SIMD enabled functions

Keywords / library interfaces being discussed for SIMD constructs in C and C++ standards



History of Intel vector instructions



Intel Instruction Set Vector Extensions from 1997-2008

1997 Intel® MMX [™] technology	1998 Intel® SSE	1999 Intel® SSE2	2004 Intel® SSE3	2006 Intel® SSSE3	2007 Intel® SSE4.1	2008 Intel® SSE4.2
57 new instructions 64 bits	70 new instructions 128 bits	144 new instructions128 bits	13 new instructions 128 bits	32 new instructions 128 bits	47 new instructions 128 bits	7 new instructions 128 bits
Overload FP stack Integer only media extensions	4 single- precision vector FP scalar FP instructions cacheability instructions control & conversion instructions media extensions	2 double- precision vector FP 8/16/32/64 vector integer 128-bit integer memory & power management	FP vector calculation x87 integer conversion 128-bit integer unaligned load thread sync.	enhanced packed integer calculation	packed integer calculation & conversion better vectorization by compiler load with streaming hint	string (XML) processing POP-Count CRC32



Intel Instruction Set Vector Extensions since 2011







		width	Int.	SP	DP
1997	MMX	64	v		
1999	SSE	128	V	✔(x4)	
2001	SSE2	128	V	V	✔(x2)
2004	SSE3	128	1	~	~
2006	SSSE 3	128	V	~	~
2006	SSE 4.1	128	~	~	~
2008	SSE 4.2	128	~	~	V
2011	AVX	256	V	✔(x8)	✔(x4]
2013	AVX2	256	~	V	V
future	AVX-512	512	~	✔(x16)	✓(x8)



Growth is in vector instructions



Disclaimer: Counting/attributing instructions is in inexact science. The exact numbers are easily debated, the trend is quite real regardless.

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries.

*Other names and brands may be claimed as the property of others.



Motivation for AVX-512 Conflict Detection

Sparse computations are common in HPC, but hard to vectorize due to race conditions

for(i	=0; i<16; i++) {	A[B[i]]++; }	
Consider the "histogram" prob	lem:		
<pre>index = vload &B[old_val = vgather new_val = vadd ol vscatter A, index</pre>	i] // L A, index // G d_val, +1.0 // G , new_val // L	Load 16 B[i] Grab A[B[i]] Compute new values Update A[B[i]]	



Motivation for AVX-512 Conflict Detection

Sparse computations are common in HPC, but hard to vectorize due to race conditions



• Code above is wrong if any values within B[i] are duplicated

Other names and brands may be claimed as the property of others

- Only one update from the repeated index would be registered!

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries.

• A solution to the problem would be to avoid executing the sequence gather-op-scatter with vector of indexes that contain conflicts



Conflict Detection Instructions in AVX-512 *improve vectorization!*

VPCONFLICT instruction detects elements with previous conflicts in a vector of indexes

 Allows to generate a mask with a subset of elements that are guaranteed to be conflict free **CDI instr.**

VPCONFLICT{D,Q} zmm1{k1}, zmm2/mem VPBROADCASTM{W2D,B2Q} zmm1, k2 VPTESTNM{D,Q} k2{k1}, zmm2, zmm3/mem VPLZCNT{D,Q} zmm1 {k1}, zmm2/mem

 The computation loop can be re-executed with the remaining elements until all the indexes have been operated upon



© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries.

for illustration: this not even the fastest version

*Other names and brands may be claimed as the property of others



-vec-report



"Dear compiler, did you vectorize my loop?" We heard your feedback.....

-vec-report output was hard to understand;

Messages were too cryptic to understand;

Other names and brands may be claimed as the property of other

Information about one loop showing up at many places of report;

Was easy to be confused about multiple versions of one loop created by the compiler.

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries

We couldn't do everything you asked, but here are the improvements made for 15.0 compiler (in 2014).

Expect more changes to come, during beta and in future versions.

Optimization Reports (since 2014)

- Old functionality implemented under -opt-report, -vec-report, -openmp-report, -par-report replaced by unified -opt-report compiler options
 - [vec,openmp,par]-report options deprecated and map to equivalent opt-report-phase
- Can still select phase with -opt-report-phase option.
 For example, to only get vectorization reports, use -opt-report-phase=vec

*Other names and brands may be claimed as the property of others

- Output now defaults to a <name>.optrpt file where <name> corresponds to the output object name. This can be changed with -opt-report-file=[<name>|stdout|stderr]
- Windows*: /Qopt-report, /Qopt-report-phase=<phase> etc.
 - Optimization report integration with Microsoft* Visual Studio planned to appear in beta update 1

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries.



"Vectorization Advisor" – Advisor XE

1. "All the data you need in one place"

Leverages **Intel Compiler** opt-report+ and **dynamic profile**. Support for other compilers, C, C++, Fortran, for MPI env.

2. Detects "hot" un-vectorized or "under vectorized" loops.

Identifies what is blocking efficient vectorization, where to add it

3. Identify performance penalties and recommend fixes

Explicit advices with "true intelligence", covering OpenMP4.x.

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries.

4. Memory layout analysis

*Other names and brands may be claimed as the property of others

5. Increase the confidence that vectorization is safe

Elapted time: 1,22s	-		FLTER ANN	lodu/es .			Alise	uce					
Loopi				Vectorized Loops			-	E					
		Vector liques.*	Loop Type	Veste	Bficiency	Est.	Ve.	Co.	Why No Vectorization?			SetTime	
C [loop in IsOutput/TK30	E		Sale						C inter loop t	hottling p	inen.	0,000c1	
C (loop in 1Get/peedSite st	10	VI Data type conv.	Scalar .						C loop contro	(veriable)	ABS FD .	0.626	
Iospin KetEquilbium	11	Data type conv.	Vectorized Equind	412	-56	2,34	4	234				9,550:	
C (cop in Propagation Lie	1	VI Data type conv.	Sale									0,050:1	
Noop in 15etOneMatslit	. 0	1 Ineffective peel.	Vertorged College	All	-11	2,79	8	2,79				0,030±1	
1 d lloop in fGetOneMass	11		Peried									0,020±4	
I Boop in fGetOneMass	1		Vectorized (Brdy)	40			8	2,79				0,025c1	
1. Joop in fGetOneMess.	0		Renairder									5/8	
O Joop in KolisionBGK a	1	1 Data type con.	Scalar						E loop with fi	unction ca	ánt.	0.020k1	
loop in KolkierBGK at	1	1 befietive peel.	Vertriged Equinal	40	-58%	2,05	2	2,15				0,020x1	
loop in PropayationSe	1	V1 High vector reg.	Vectorced (Body)	401	-61	2,59	4	259				0,033%1	
Joop in KietOneDirecSp	1	P1 Data type conv.	Vectorged Expand	403	1	2,91	8	2,97				0,00051	
					and the second								
TAULT I	-		A Real Property lines			_	_	÷			-	-	
Contact Loop	12.3	colligione at 1	mentantes firms		ad. Then into			1					
No log to	enste	INALIZED AND AND	list		an any ter			1					
17 11 .	n ·	That + 1) * Zoor	+ 12					1					
a tiet	beet	live (sivespeed, al	hflil+lbsiceleng	this:					1646				
19 Lf (1)	inter i	11 1- 110 0											
6 fr	111	: Licetary at 1	200)					T	1001	100			
- Wetterized	(Renz	inder) Torp in 20	illeindie et it	98 8 .9	\$1540)								
Vectorized	171	Benatistier Loop ger	cessing Finantik	data ty	pé(#)								
Se loop to	spate	contions were appl	lies										
(BIT PROTOTO	(Non executed loop in finiliaionSER at ligSER.opp:540)												
Vectorized	Vectorized AVI Loop processing Fiber#4 sata type(#) having inserts operations												
Loop ver v	Loop was wirelied by A												
(Bit spicits	(Not executed logs in SimiliaiondeX at HeddX.opp:540)												
Stalar Ren	ainde	e Loop. Not vector	113ed										
Bo loop to	10350	enttions were appl	lied			_	_						r
41 1	interi	force [11] + lbirt	erfoce(il*3*lbs	r.af+11	+ postegui	*1bbdfr	tor (11	0,02061			Incents Typ	pe l
12 15	Ibphi	(11) := 12 ## lbp	hi[11] (* 15)						0,000e1				
40	1214.43	Telifett Lipion 2021	atheritation in the	orbi i	irenasi is	exelen	110		1.672x				



Vectorization Advisor. Assist code modernization for x86 SIMD





Summary

We need to embrace explicit vectorization in our programming.







Summary

*Other names and brands may be claimed as the property of others.

We need to embrace explicit vectorization in our programming.

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries.

But, generally use parallelism first (tasks, threads, MPI, etc.)

KEEP CALM AND LOOK FOR WHAT

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries.

*Other names and brands may be claimed as the property of others.

It is hard to "see" if you do not look.

It is hard to "see" if you do not look.

We could guess,

after all – we are smart enough to *believe* we know what is happening.







Look for: Confirmation

Surprises

Look for:

- Confirmation
- Surprises

Your EXPERTISE will grow as you investigate.

Optimization: A Top-down Approach



https://software.intel.com/en-us/articles/de-mystifying-software-performance-optimization



Optimization: A Top-down Approach



https://software.intel.com/en-us/articles/de-mystifying-software-performance-optimization

Application Tuning

Who: Software Developers, Performance Engineers, Domain Experts

How:

• Workload selection

- Repeatable results
- Steady stat
- Define Metrics and Collect Baseline
 - Wall-clock time, FLOPS, FPS
 - <insert your metric here>
- Identify Hotspots
 - Focus effort where it counts
 - Use Tools
- Determine inefficiencies
 - Is there parallelism?

Other names and brands may be claimed as the property of other

- Are you memory bound?
- Will better algorithms or programming languages help?



© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries

This step often requires some knowledge of the application and its algorithms



Application Tuning Find Hotspots

- This could be at the module, function, or source code level
- Determine your own granularity

```
$ opreport --exclude-dependent --demangle=smart --symbols `which lyx`
CPU: PIII, speed 863.195 MHz (estimated)
Counted CPU CLK UNHALTED events (clocks processor is not halted) with a unit mask of 0x00 (No unit mask)
vma
         samples %
                               symbol name
081ec974 5016 8.5096
                               Rb tree<unsigned short, pair<unsigned short const, int>, unsigned short
0810c4ec 3323
                  5.6375 Paragraph::getFontSettings(BufferParams const&, int) const
081319d8 3220
                  5.4627 LyXText::getFont(Buffer const*, Paragraph*, int) const
                  5.1082 LyXFont::realize(LyXFont const&)
4.4499 LyXFont::LyXFont()
080e45d8 3011
080e3d78 2623
                 3.0927 LyXText::singleWidth(BufferView*, Paragraph*, int, char) const
081255a4 1823
080e3cf0 1804
                 3.0605 operator==(LyXFont::FontBits const&, LyXFont::FontBits const&)
                 2.9332 Paragraph::Pimpl::getChar(int) const
2.3412 font_metrics::width(char const*, unsigned, LyXFont const&)
2.2224 Paragraph::getChar(int) const
081128e0 1729
081ed020 1380
08110d60 1310
                  2.0816
081ebc94 1227
                             qfont loader::qetfontinfo(LyXFont const&)
. . .
```

oprofile: http://oprofile.sourceforge.net/



Application Tuning Find Hotspots

- This could be at the module, function, or source code level
- Determine your own granularity

*Other names and brands may be claimed as the property of others

System Profiler						_ 0	X
Eile ⊻iew Help							
🕨 Start 💽 Profile 🗞 🛛 🎇 Save	As					Samples: 13	00
Functions	Self	Total 🔺	4	Descendants	Self	Cumulative 🔺	
g_idle_dispatch	0.00	45.92	_	▽ [/usr/X11R6/bin/X]	0.00	42.08	
g_signal_emit_valist	0.54	45.23		▼ _start	0.00	42.08	
g_signal_emit	0.08	45.15		▽libc_start_main	0.00	42.08	
signal_emit_unlocked_R	0.46	44.23		⊽ main	0.00	42.08	
g_closure_invoke	0.08	43.69		▽ Dispatch	0.15	41.92	
_start	0.00	42.08		ProcRenderCompositeGlyphs	0.23	9.77	
[/usr/X11R6/bin/X]	0.00	42.08		ProcPolyFillRectangle	0.00	7.46	
main	0.00	42.08		WaitForSomething	0.15	6.77	
Dispatch	0.15	41.92		ProcessInputEvents	0.00	4.69	
gtk_main_do_event	0.00	38.08		ProcCopyArea	0.08	3.62	
gtk_widget_event_internal	0.08	37.31	~	ProcConfigureWindow	0.00	1.85	
Callors	50	If Total	Ξ	FlushAllOutput	0.00	1.08	
Callers	56			ProcSetClipRectangles	0.08	0.85	
<spontaneous></spontaneous>	0.0	42.08	3	ProcPolySegment	0.00	0.77	
				▷ ??? [/usr/X11R6/bin/X]	0.54	0.69	
				ProcShmDispatch	0.00	0.46	
				▷ ProcChangeGC	0.00	0.46	
				StandardReadRequestFromClient	0.38	0.38	
				ProcCreatePixmap	0.00	0.38	
				ProcRenderComposite	0.00	0.38	
				ProcRenderFillRectangles	0.00	0.38	-

sysprof: <u>http://sysprof.com</u>

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries.


Application Tuning Find Hotspots

- This could be at the module, function, or source code level
- Determine your own granularity

Grouping:	Function / Call Stack							♥	Q,
	Function / Call Stack	CPU Time by Utilization 😽 🖹	Wait Time by Utilization	Overhead and Spin Time	Thread Oversubscription	Module	Start Address	Г	Fun
🗖 grid_inter	rsect	5.360s		0s	4.527s	3_tachyon_omp.exe	0x40c7f0	grid_intersect	
🗉 🕾 inter	sect_objects	5.084s		Os	4.291s	3_tachyon_omp.exe	0x402130	intersect_objects(struct ray	*)
🗷 🔨 grid_	_intersect ← intersect_objects	0.276s		Os	0.237s	3_tachyon_omp.exe	0x40c7f0	grid_intersect	
sphere_in	itersect	3.542s		Os	2.914s	3_tachyon_omp.exe	0x40aca0	sphere_intersect	
🖽 🗠 grid_	intersect	3.542s		Os	2.914s	3_tachyon_omp.exe	0x40c7f0	grid_intersect	
SwitchTo	Thread	0.986s		0.986s	0.901s	KERNELBASE.dll	0x10047e49	SwitchToThread	
🗠 video	o::next_frame ← thread_trace ←kmp_inve	o 0.811s 🔜		0.811s	0.727s	3_tachyon_omp.exe	0x402770	video::next_frame(void)	
video	o::main_loop← main← WinMain← _tmain	0.175s		0.175s	0.175s	3_tachyon_omp.exe	0x402990	video::main_loop(void)	
	unch_thread	0.874s	2.104s	0.874s	0.008s	libiomp5md.dll	0x1004b0d0	kmp_launch_thread	
grid_bour	nds_intersect	0.297s 🛄		Os	0.215s	3_tachyon_omp.exe	0x40c4f0	grid_bounds_intersect	
🗉 shader		0.106s		Os	0.066s	3_tachyon_omp.exe	0x406b50	shader(struct ray *)	
GdipDraw	vImagePointRectI	0.098s		Os	0.098s	gdiplus.dll	0x10060336	GdipDrawImagePointRectl	
pos2grid		0.090s		Os	0.074s	3_tachyon_omp.exe	0x40c410	pos2grid	
Raypnt		0.073s		Os	0.073s	3_tachyon_omp.exe	0x406610	Raypnt(struct ray *,double)	
⊞ tri_interse	ect	0.057s		Os	0.048s	3_tachyon_omp.exe	0x40b340	tri_intersect	
camray		0.048s		Os	0.038s	3 tachyon omp.exe	0x401c70	camray(struct scenedef *,in	it, in
	Selected 1 row(s):	5.360s	1	Os	4.527s				~
<	>	<							>

Intel[®] VTune[™] Amplifier XE: <u>http://intel.ly/vtune-amplifier-xe</u>



Application Tuning Find Hotspots

- This could be at the module, function, or source code level
- Determine your own granularity

Source	Assembly 🔢 🔛 🐼 🐼 🌺 🐑 🔍 Assembly grou	ping: Address					
So. Li. ▲	Source	CPU Time: Total by Utilization 🗵 🗎 Idle 📕 Poor 📋 Ok 📕 Ideal 📘 Over	^	Address 🔺	Sour Line	Assembly	CPU Time: Total by Utilization
558	<pre>cur = cur->next;</pre>	0.020s		0x40cd21	573	<pre>cmp dword ptr [eax+edx*4], ecx</pre>	1.198s
559	}			0x40cd24	573	jz 0x40cd3d <block 49=""></block>	0.011s
560	<pre>curvox.x += step.x;</pre>			0x40cd26		Block 47:	
561	if (ry->maxdist < tmax.x curvox.x == out.x)	0.011s		0x40cd26	574	mov edx, dword ptr [esi+0x4]	1.018s
562	break;			0x40cd29	574	mov edx, dword ptr [edx]	0.137s
563	<pre>voxindex += step.x;</pre>			0x40cd2b	574	mov dword ptr [eax+edx*4], ecx	0.058s
564	<pre>tmax.x += tdelta.x;</pre>			0x40cd2e	575	mov eax, dword ptr [esi+0x4]	0.103s 📕
565	curpos = nXp;			0x40cd31	575	mov ecx, dword ptr [eax+0x8]	0.037s 📕
566	<pre>nXp.x += pdeltaX.x;</pre>			0x40cd34	575	mov edx, dword ptr [ecx]	0.047s
567	<pre>nXp.y += pdeltaX.y;</pre>			0x40cd36	575	push edi	0.032s
568	<pre>nXp.z += pdeltaX.z;</pre>			0x40cd37	575	push eax	0.072s
569	}			0x40cd38	575	call edx	0.275s
570	else if (tmax.z < tmax.y) {	0.019s		0x40cd3a		Block 48:	
571	<pre>cur = g->cells[voxindex];</pre>	0.232s		0x40cd3a	575	add esp, 0x8	0.020s 🛛
572	while (cur != NULL) {	0.030s		0x40cd3d		Block 49:	
573	if (ry->mbox[cur->obj->id] != ry->serial) {	2.020s		0x40cd3d	577	mov esi, dword ptr [esi]	0.551s
574	<pre>ry->mbox[cur->obj->id] = ry->serial;</pre>	1.212s	_	0x40cd3f	577	test esi, esi	0.145s
575	<pre>cur->obj->methods->intersect(cur->obj, ry);</pre>	0.577s	_	0x40cd41	577	jnz 0x40cd16 <block 46=""></block>	
576	}		=	0x40cd43		Block 50:	
577	<pre>cur = cur->next;</pre>	0.695s	=	0x40cd43	572	movsd xmm0, qword ptr [esp+0x78]	0.030s
578	}			0x40cd49	572	mov eax, dword ptr [esp+0x48]	0.000s
579	curvox.z += step.z;	0.014s		0x40cd4d		Block 51:	
580	if (ry->maxdist < tmax.z curvox.z == out.z)	0.036s		0x40cd4d	579	mov ecx, dword ptr [esp+0x58]	
581	break;			0x40cd51	579	add dword ptr [esp+0x40], ecx	0.014s
582	<pre>voxindex += step.z*g->xsize*g->ysize;</pre>			0x40cd55	580	comisd xmm0, qword ptr [edi+0x48]	
	Selected 1 row(s):	2.020s	\sim			Highlighted 6 row(s):	

Intel® VTune[™] Amplifier XE: <u>http://intel.ly/vtune-amplifier-xe</u>





Application Tuning Find Hotspots

- This could be at the module, function, or source code level •
- Determine your own granularity •

Source	Assembly	ping: Address					
So. Li. ▲	Source	CPU Time: Total by Utilization 🔅 I Idle 📕 Poor 📋 Ok 📕 Ideal 📘 Over	^	Address 🔺	Sour Line	Assembly	CPU Time: Total by Utilization
558	<pre>cur = cur->next;</pre>	0.020s		0x40cd21	573	<pre>cmp dword ptr [eax+edx*4], ecx</pre>	1.198s
559	}			0x40cd24	573	jz 0x40cd3d <block 49=""></block>	0.011s
560	<pre>curvox.x += step.x;</pre>			0x40cd26		Block 47:	
561	if (ry->maxdist < tmax.x curvox.x == out.x)	0.011s		0x40cd26	574	mov edx, dword ptr [esi+0x4]	1.018s
562	break;			0x40cd29	574	mov edx, dword ptr [edx]	0.137s
563	<pre>voxindex += step.x;</pre>			0x40cd2b	574	mov dword ptr [eax+edx*4], ecx	0.058s
564	<pre>tmax.x += tdelta.x;</pre>			0x40cd2e	575	mov eax, dword ptr [esi+0x4]	0.103s
565	curpos = nXp;			0x40cd31	575	mov ecx, dword ptr [eax+0x8]	0.037s 📕
566	<pre>nXp.x += pdeltaX.x;</pre>			0x40cd34	575	mov edx, dword ptr [ecx]	0.047s
567	<pre>nXp.y += pdeltaX.y;</pre>			0x40cd36	575	push edi	0.032s
568	<pre>nXp.z += pdeltaX.z;</pre>			0x40cd37	575	push eax	0.072s
569	}			0x40cd38	575	call edx	0.275s
570	<pre>else if (tmax.z < tmax.y) {</pre>	0.019s		0x40cd3a		Block 48:	
571	<pre>cur = g->cells[voxindex];</pre>	0.232s		0x40cd3a	575	add esp, 0x8	0.020s 🛛
572	while (cur != NULL) {	0.030s		0x40cd3d		Block 49:	
573	if (ry->mbox[cur->obj->id] != ry->serial) {	2.020s		0x40cd3d	577	mov esi, dword ptr [esi]	0.551s
574	ry->mbox[cur->obj->id] = ry->serial;	1.212s	_	0x40cd3f	577	test esi, esi	0.145s
575	<pre>cur->obj->methods->intersect(cur->obj, ry);</pre>	0.577s	_	0x40cd41	577	jnz 0x40cd16 <block 46=""></block>	
576	}			0x40cd43		Block 50:	
577	<pre>cur = cur->next;</pre>	0.695s	=	0x40cd43	572	movsd xmm0, qword ptr [esp+0x78]	0.030s
578	}			0x40cd49	572	mov eax, dword ptr [esp+0x48]	0.000s
579	curvox.z += step.z;	0.014s		0x40cd4d		Block 51:	
580	if (ry->maxdist < tmax.z curvox.z == out.z)	0.036s		0x40cd4d	579	mov ecx, dword ptr [esp+0x58]	
581	break;			0x40cd51	579	add dword ptr [esp+0x40], ecx	0.014s
582	<pre>voxindex += step.z*g->xsize*g->ysize;</pre>			0x40cd55	580	comisd xmm0, qword ptr [edi+0x48]	
	Selected 1 row(s):	2.020s	~			Highlighted 6 row(s):	

This may reinforce your understanding of the application but often reveals surprises









- Is the application parallel?
- Multi-thread vs. Multi-process
- Memory Bound?

last p	oid: 86494	; lo	ad a	iveraç	jes: 0.	83, 0.	65, 0.	. 69	ир б	57+22:48	3:43 14:44	1:15
227 pr	ocesses:	1 run	ning	j, 224	1 sleepi	ing, 2 z	zombie					
CPU: 2	20.2% user	, 0.	0% г	lice,	6.5% s	system,	0.2% i	inte	errupt,	73.1%	idle	
Mem: :	1657M Acti	ve, 1	.868M	l Inac	:t, 273Ւ	1 Wired,	190M (Cach	ne, 112	2M Buf,	11M Free	
<u>S</u> wap:	4500M Tot	al, 2	249M	Used,	4251M	Free, S	5% Inuse	2				
PID	USERNAME	THR	PRI	NICE	SIZE	RES	STATE	С	TIME	MCPU	COMMAND	
86460	ալալա	1	4	0	150M	30204K	accept	1	0:02	11.18%	php-cgi	
86458	աաա	1	4	0	150M	29912K	accept	0	0:02	8.98%	php-cgi	
86463	pgsql	1	4	0	949M	99M	sbwait	1	0:01	7.96%	postgres	
85885	աաա	1	4	0	150M	35204K	accept	2	0:07	7.57%	php-cgi	
85274	աաա	1	4	0	149M	40868K	sbwait	з	0:27	5.18%	php-cgi	
85267	աաա	1	4	0	151M	40044K	sbwait	2	0:33	4.59%	php-cgi	
85884	աաա	1	4	0	150M	41584K	accept	2	0:14	4.59%	php-cgi	
85887	pgsql	1	ব	0	951M	128M	sbwait	1	0:04	4.20%	postgres	
85886	pgsql	1	4	0	949M	161M	sbwait	0	0:08	3.37%	postgres	
86459	pgsql	1	4	0	949M	75960K	sbwait	2	0:01	3.37%	postgres	
85279	pgsql	1	4	0	950M	192M	sbwait	2	0:14	2.39%	postgres	
85269	pgsql	1	ব	0	950M	199M	sbwait	1	0:19	2.20%	postgres	
85268	աստ	1	4	0	152M	44356K	sbwait	2	0:32	1.17%	php-cgi	
85273	pgsql	1	4	0	950M	215M	sbwait	0	0:19	1.17%	postgres	
97082	pgsql	1	44	0	26020K	6832K	select	0	46:55	0.00%	postgres	
892	root	1	4	0	3160K	8K	—	2	13:33	0.00%	nfsd	
1796	root	1	44	0	19780K	13660K	select	3	12:43	0.00%	Xvfb	



• Is the application parallel?



CPU Usage Histogram

This histogram displays a percentage of the wall time the specific number of CPUs were running simultaneously. be higher than the Thread Concurrency level if a thread is executing code on a CPU while it is logically waiting. Tr possible.



3	Elapsed 1	Time:	6.107s	
	LIUPSEU		0.1075	

Total Thread Count:	6
Overhead Time:	Os
Spin Time:	1.909s
A significant portion of implementation (for e	of CPU time is spent waiting. example, by backing off then
CPU Time:	12.029s
Paused Time:	Os

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries. *Other names and brands may be claimed as the property of others.



• Memory Bound?

Bandwidth - Bandwidth - & @ Intel VTune Amplifier XE Image: Starter Control (Starter Control (St	Welcome: r001bw ×								
•••••••••••••••••••••••••••••	Bandwidth - Ban	dwidth 🗶 📀				Intel V	Tune Amplifier XE 201		
O.S 15 1.55 1.03233 2.65 35 45 4.55 55 65 Image: Stand Stan	Analysis Target	Analysis Type 🔤 Collection Log 🖪 Summa	Bottom-up						
Operation Operation <t< td=""><td>0.00+0-0-</td><td>0.5s 1s 1.5s 1.9363s 2.5</td><td>35 3.5</td><td>s 4s</td><td>4.55</td><td>5s 5.5s 6</td><td>andwidth, GB/ser</td></t<>	0.00+0-0-	0.5s 1s 1.5s 1.9363s 2.5	35 3.5	s 4s	4.55	5s 5.5s 6	andwidth, GB/ser		
Mg S. 201	package_0	■5.201					Read Bandwidth, (
Package_0 5.176 package_0 5.176 package_1 package_1 package_1 package_1 Read Bandwidth, G8/sec 9.05 Avis Start 9.05 Protection / Call Stack CP.+ % Instructions R CP1 Load Miss Module Function / Call Stack 0.1475 Start 0.0255 Start 0.0255 Protection Stand 0.0155 Standwindth 0.0155 Protection Text PresedWinStart ever Protection Text PresedWinStart ever Start 0.0155 Start 0.0155 Start Protection Text Protection Text PresedWinStart ever Start 0.0155 Start Start 0.0155 Start Start Protection Time	se package_1	5.201	- 14	in the					
Deskage_0 5.178 The second se	Bandw								
Bit S. 178 Deckage_1 S. 178 package_1 S. 178 package_1 package_1 package_1 package_1 package_1 package_1 Read Bandwidth, GR/sec 1 1 1 Grouping: Function / Call Stack. D1 1 1 Grouping: Function / Call Stack. 01.475 65.000,000 5.623 205.690,000 motivace. multiplyi Bind_arr 0.1475 65.000,000 5.623 0.0 motivace. multiplyi Bind_arr 0.1475 65.000,000 5.623 0.0 motivace. multiplyi Bind_arr 0.1475 65.000,000 5.623 0.0 motivace. multiplyi Bind_arr 0.1475 65.000,000 0.1000 0.00000 5.623 Bind_arr 0.0155 3.000,000 5.620 0.0 motivace. multiplyi Bind_arr 0.0155 8.000,000 3.230 0.0 motivace. Find.arr Bind_arr 0.0155 8.000,000 3.230 0.0 motivac	g package_0	5 .178							
Bit Distriction / Call Stack. CPL → 12 Instruction's R CPL Load Miss Module Function Grouping: Function / Call Stack. CPL → 12 Instruction's R CPL Load Miss Module Function BindLaptyli 63.2222 43.022.000.000 5.622 205.690.000 motiva.exe Instruction's R Module Function / Call Stack. Function / Call Stack Funct	B package_1	5.178	- M	-		athened better a			
Endlight CPL with Instructions R Module Function Instructions R Function Instructions R Module Function Instructions R Mo	Read Band	Package_1 Read Bandwid 4,096	th, GB/sec				-1		
Grouping: Function / Call Stack. CP: → ↑ Instructions R CPI Load Miss Module Function multiplyi 63.2222 (\$3.062,000,000 5.623 205.690,000 multiplyi multiplyi 63.2222 (\$3.062,000,000 5.623 0 multiplyi Bit gar 0.1475 65.000,000 2.326 0 multiplyi BicSpicthronzeExecution 0.0255 4,000,000 15.000 0 ntdstril.eve KeSetTimer BicSpicthronzeExecution 0.0155 8,000,000 3.230 10,000 Notiveril.eve KeSetTimer BicspicthronzeExecution 0.0155 8,000,000 3.250 10,000 Notiveril.eve KeSetTimer BicspicthronzeExecution 0.0155 8,000,000 3.250 10,000 Notiveril.eve KeSetTimer	-						2 10		
Emultiply1 63.2222 43.032.000,000 5.623 206.890,000 matrix.exe multiply1 Bink_arr 0.1475 66,000,000 2.326 0 mstrix.exe mit_arr Bink_arr 0.0255 4,000,000 1.500 0 notstrix.exe mit_arr Bickestimer 0.0255 4,000,000 1.500 0 notstril.exe KeStimer Bickestimer 0.0185 2,000,000 15.000 0 notstril.exe KeStimer Bickestimer 0.0185 2,000,000 3.500 0 notstril.exe KeStimer BickebidteRunifing 0.0155 8,000,000 3.750 10,000 notstril.exe KeStimet/ThreadMinStril.exe KeStimet/ThreadMinStril.exe VisitedateRunifing	Grouping: Function / Call S	eack Function / Call Stack	(P 1	Instructions R	CPI	Load Miss Module	Function (Fu		
Bink_arr 0.1475 86,000,000 2.326 0 Imstrix.exe nk_arr BicSetTimer 0.0255 4,000,000 1.500 0 notskril.exe kEsTimer BicSetTimer 0.0185 2,000,000 15.000 0 notskril.exe kEstTimer BicSetTimer 0.0185 2,000,000 15.000 0 notskril.exe kEstTimer BicSetCurrentThreadMinS2ThreadAndEnterCriticaRegion 0.0155 8,000,000 3,250 10,000 notskril.exe PSGECurrentThreadMinS2ThreadAndEnterCriticaRegion	multiply1	the second se	83.222	43,082,000,000	5.623	206,890,000 matrix.exe	multiply1		
BiteSetTimer 0.0255 4,000,000 11.500 0 nboskml.exe KeSetTimer BiteSetTimer 0.0186 2,000,000 15.000 0 nboskml.exe KeSetTimer BiteSetCurrentTimesdAndExterCriticaRegion 0.0156 8,000,000 3.250 10,000 nboskml.exe KeSetTimer BiteSetCurrentTimesdAndExterCriticaRegion 0.0155 8,000,000 3.250 10,000 nboskml.exe KeidedteRuntTime	Sint_an		0.147	\$ 86,000,000	2.326	0 matrix.exe	init_arr		
BiteSynchronizeExecution 0.018s 2,000,000 15.000 0 ntostvnl.eve KeSynchronizeEvenution BiseSynchronizeEvenution 0.015s 8,000,000 3.250 10,000 ntostvnl.eve PsGetCurrentThreadMin32ThreadAndEnterCriticalRegion 0.015s 8,000,000 3.250 10,000 ntostvnl.eve PsGetCurrentThreadMin32ThreadAndEnterCriticalRegion BiseLibiditeRunTime 0.015s 8,000,000 3.750 0 ntostvnl.eve PsGetCurrentThreadMin32ThreadAndEnterCriticalRegion	EKeSetTimer		0.025	4,000,000	11.500	0 ntoskmi.exe	KeSetTimer		
III PSGeCurrent Thread/Win32ThreadAndEnterCriticaRegion 0.0155 8,000,000 3,250 10,000 nkoskml.exe PSGeCurrent Thread/Win32ThreadAndEnterCriticaRegion VEX.bldtdeRe.unTime 0.0155 8,000,000 3,750 0 nkoskml.exe NucledateReginitine	KeSynchronizeExecution		0.018	2,000,000	15.000	0 ntoskanil.exe	KeSynchronizeExecution		
#KeUpdateRunTime 0.015s 8,000,000 3,750 0 ntoskmi.exe KeUpdateRunTime	EPsGetCurrentThreadWin32	ThreadAndEnterCriticaRegion	0.015	8,000,000	3,250	10,000 ntoskini.exe	PsGetCurrentThreadWin32Thread		
	FKeUpdateRunTime		0.015	8,000,000	3.750	0 ntoskmil.exe	KeUpdateRunTime		
KeRemoveQueueEx 0.008 2,000,000 5.000 0 ntoskrnl.eve KeRemoveQueueEx	* KeRemoveQueueEx		0.008	2,000,000	5.000	0 ntosiani.exe	KeRemoveQueueEx		
In Extra course 0.008s 8,000,000 3,250 40,000 https://doi.org/10.002/course	*IEXTAcquirePushLockExcluse	/e	0,008	8,000,000	3,250	40,000 ntoskini.exe	ExrAcquirePushLockExclusive		
miseaccess.neckwichnink 0.000s 8,000,000 1.250 10,000 missimiliewe SeAccessCheckWichnink	ti SeaccessUneckWithHint	2.3.4	0.006	8,000,000	1.250	10,000 ntoskimi.exe	SeaccessUneckiWithHint		

• Know your max theoretical memory bandwidth

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries. *Other names and brands may be claimed as the property of others.

MPI applications have added communication complexity

69.18 #	69.2		69.26 *		69.40 #	69.44 #	
	69.20 =	69.24	*	69.28 5	69.42 3		69.36 .
node1 Application	ApplidApApplication		ApplidApApplication		ApplidApApplication		ApplidArApplicati
i node 1-mic0 MMPI	AMPL Application	MPI	AMPI Application	MPI	AP 1PI (Application	MPI	AMPI Applicatio
				1.			
node1-mic1 <mark>//MPI</mark>	A MPL Application	MPI	IAIMPI (Application)	MPI	AIMPI (Application	MPI	AIMPI (Application
node2 Application	ApplidApApplication		ApplidApApplication		ApplidApApplication		ApplidArApplicati
				/			
i node2-mic0 with PI	AMPL Application	MPI	AMPI Application	MPI	APIPI (Application	MPI	ApmP3 (Application
node2-mic1	ArMPI:Application	MPI	AMPI Application	AMPI	AMPI Application	MPI	AMPI Applicatio
node3 Application	ApplidApApplication		MAppli: ApApplication		ApplidApApplication		ApplidApApplicati
i node3-mic0 MMPI	AMPL Application	MPI	AMPI Application	MPI	APIPI Application	MMPI	AMPI Application
T							
i node3-mic1 <mark>.MPI</mark>	AIMPL Application	MPI	AIMPI Application	MPI	ArMPI (Application	MPI	A MPI (Application
node4 Application	ApplicApApplication		ApplicApApplication		ApplidApApplication		ApplidApApplicati
node4-mic0	AMPL Application	MPI	Application	MPI	AP 1PI (Application	MPI	AMPI Application
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1							
node4-mic14MPI	ArMPL:Application	MMPI.	AIMPI Application	MPI	AMPI Application	4MPI	AMPI Applicatio

Intel® Trace Analyzer and Collector: http://intel.ly/traceanalyzer-collector

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries. *Other names and brands may be claimed as the property of others





Application Tuning What's Next?

- If your Hotspots are common algorithms:
 - Look for optimized libraries
- If your Hotspots are uncommon:
 - Compiler optimizations
 - Expert analysis and refactoring of an algorithm
 - The opposite of "low-hanging fruit"
 - Deeper analysis of hardware performance
 - More on this later
- If the system is underutilized:
 - Add parallelism multi-thread or multi-process
 - OpenMP, TBB, Cilk, MPI, etc...
- > Tools can help you determine where to look and may identify some issues.
- Some tools may provide suggestions for fixes.
- ➤ In the end the developer and/or expert has to make the changes and decisions there is no silver bullet.

2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries Other names and brands may be claimed as the property of others.

Optimization: A Top-down Approach









Microarchitecture Tuning

Who: Architecture Experts

Software Developers, Performance Engineers, Domain Experts

How:

- Use architecture specific hardware events
- Use predefined metrics and best known methods
 - Often hardware specific
 - (Hopefully) provided by the vendor
- Tools make this possible for the non-expert
 - Linux perf
 - Intel[®] VTuneTM Amplifier XE
- Follow the Top-Down Characterization
 - Locate the hardware bottlenecks
 - Whitepaper here: <u>https://software.intel.com/en-us/articles/how-to-tune-applications-using-a-top-down-characterization-of-microarchitectural-issues</u>







Introduction to Performance Monitoring Unit (PMU)

Registers on Intel CPUs to count architectural events

• E.g. Instructions, Cache Misses, Branch Mispredict

Events can be counted or sampled

Other names and brands may be claimed as the property of others

Sampled events include Instruction Pointer

Raw event counts are difficult to interpret

Use a tool like VTune or Perf with predefined metrics

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries.



Raw PMU Event Counts vs Metrics



Grouping: Function / Call Stack																♥ 5
Function / Call Stack	CPU_CL *	CPU_CLK_U	INST_RETIRE	L1D_PEND	OFF	BR_MISP	CPU_CLK_U	CYCLE_AC	CYCLE_AC	DTL	DTLB_LO	DTLB_L	DTL	DTLB_ST	DTLB_S	ICACH.
I grid_intersect	13,604,020,406	14,118,021,177	12,572,018,858	6,344,009,516	0	52,001,170	14,924,022,386	5,408,008,112	4,264,006,396	0	234,000,351	26,000,039	0	7,800,234	0	
	8,706,013,059	9,134,013,701	8,494,012,741	4,238,006,357	0	15,600,351	9,464,014,196	3,016,004,524	2,808,004,212	0	104,000,156	26,000,039	0	10,400,312	0	
grid_bounds_intersect	984,001,476	1,004,001,506	672,001,008	104,000,156	0	15,600,351	962,001,443	312,000,468	286,000,429	0	0	0	0	0	0	
	676,001,014	624,000,936	460,000,690	0	0	0	0	0	0	0	0	0	0	0	0	
kmp_x86_pause	228,000,342	224,000,336	122,000,183	0	0	10,400,234	0	0	0	0	0	0	0	0	0	
🗄 shader	216,000,324	242,000,363	142,000,213	104,000,156	0	0	208,000,312	104,000,156	52,000,078	0	0	0	0	2,600,078	0	
⊞ Raypnt	206,000,309	210,000,315	208,000,312	0	0	0	234,000,351	52,000,078	78,000,117	0	0	0	0	0	0	2,600,03
⊞ pos2grid	204,000,306	248,000,372	180,000,270	26,000,039	0	0	390,000,585	26,000,039	52,000,078	0	0	0	0	0	0	
⊞ tri_intersect	168,000,252	208,000,312	180,000,270	0	0	0	104,000,156	78,000,117	52,000,078	0	52,000,078	0	0	0	0	
VScale	124,000,186	126,000,189	164,000,246	0	0	0	234,000,351	52,000,078	0	0	0	0	0	0	0	
kmp_yield	96,000,144	98,000,147	200,000,300	0	0	0	0	0	0	0	0	0	0	0	0	
Selected 1 row(s):	13,604,020,406	14,118,021,177	12,572,018,858	6,344,009,516	Ō	52,001,170	14,924,022,386	5,408,008,112	4,264,006,396	Ō	234,000,351	26,000,039	Ō	7,800,234	õ	
< >	<															

Grouping: Function / Call Stack												
	*			MUX Reliability	Filled Pipe	line Slots	Unfilled Pipeline Slots (Stalls)					
					\gg	\gg	\gg	Front-end	Bound			
Function / Call Stack	Clocktic 🔻	Retired	CPI Rate		Retiring	Bad Speculation	Back-End Bound	Front-End Latency	≫ Front-End Bandwidth			
grid_intersect	14,118,021,177	12,572,018,858	1.123	0.946	0.246	0.033	0.647	0.063	0.012			
sphere_intersect	9,134,013,701	8,494,012,741	1.075	0.965	0.250	0.065	0.619	0.057	0.009			
grid_bounds_intersect	1,004,001,506	672,001,008	1.494	0.958	0.227	0.000	0.715	0.104	0.000			
	624,000,936	460,000,690	1.357	0.000	0.000	0.000	0.792	0.167	0.042			
⊞ pos2grid	248,000,372	180,000,270	1.378	0.636	0.367	0.000	0.633	0.000	0.131			
🗄 shader	242,000,363	142,000,213	1.704	0.860	0.322	0.000	0.946	0.000	0.027			
	224,000,336	122,000,183	1.836	0.000	0.000	0.000	0.971	0.000	0.029			
⊞ Raypnt	210,000,315	208,000,312	1.010	0.897	0.093	0.279	0.567	0.000	0.062			
Selected 1 row(s):	14,118,021,177	12,572,018,858	1.123	0.946	0.246	0.033	0.647	0.063	0.012			

Adding Regression Tests for Performance

Regression testing isn't just for bugs

- 1. Create a baseline performance characterization
- 2. After each change or at a regular interval
 - 1. Compare new results to baseline
 - 2. Compare new results to previous results
 - 3. Evaluate the change
- 3. goto (1)

Performance tuning is easier if it's always on your mind and integrated into your development







Scientific Approach to Analysis

- None of the tools provide exact results
 - Data collection overhead or dropping details
 - Define what results need to be precise
- Low overhead tools provide statistical results
 - Statistical theory is applicable
 - Think of proper sampling frequency (for data bandwidth)
 - Think of proper length of data collection (for process)
 - Think of proper number of experiments and results deviation

2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. a

- Take into account other processes in a system
 - Anti-virus
 - Daemons and services
 - System processes
- Start early tune often!

Other names and brands may be claimed as the property of other





Intel[®] Parallel Studio XE 2017 Beta

Submitted by RAVI (Intel) on March 28, 2016 Translate

f Share Street Share

Contents

- How to enroll in the Beta program
- What's New in the 2017 Beta
- Frequently Asked Questions
- · Beta duration and schedule
- Support
- Beta webinars
- Beta Release Notes
- Known issues
- Next steps

How to enroll in the Beta program

Complete the pre-beta survey at registration link

http:// software.intel.com/ articles/ intel-parallel-studio-xe-2017-beta

BETA for "2017" Product – NOW

i are trademarks of Intel Corporation in the U.S. and/or other countries.

Vectorization advisor

Many factors impact achieving good vectorization for our applications. The Vectorization Advisor directly analyzes an application and provides feedback on the extent of current vectorization and on possible steps to achieve more

What is new with Knights Landing in this chapter?

AVX-512 and the Vectorization Advisor within the Intel[®] Advisor tool.

effective vectorization. Vectorization Advisor works with any compiler although some features in the Intel[®] compilers will increase the effectiveness of advice from the Vectorization Advisor tool. It is like having an expert sitting next to us who never tires of digging into an application to analyze what is really happening.

The Vectorization Advisor is one of the two major *workflows* (feature sets) available in the Intel[®] Advisor "2016" and later versions. The Intel Advisor also includes a thread prototyping feature set which can be useful for analysis of scaling for threads. In this chapter, we focus on using the Vectorization Advisor to help us maximize our vectorization performance.

How close is my application to maximum performance? Insight into this is helped by a "roofline model" analysis, in the Advisor Roofline Report section.

CHAPTER

(intel) Developer Zone

Development >

Tools > Resources >

Intel® Advisor

Intel[®] Advisor



re trademarks of Intel Corporation in the U.S. and/or other countries

Vectorization Optimization and Thread Prototyping

- Vectorize & thread code or performance "dies"
- Easy workflow + data + tips = faster code faster
- Prioritize, Prototype & Predict performance gain

I will talk about some NEW "2017" features – which help Intel Xeon processors tuning and Intel Xeon Phi processor tuning BOTH – Of Course!

Memory Access Pattern Report

MEMORY ACCESS PATTERN REPORT

An initial Survey analysis of hot loops often identifies inefficient memory access patterns as a main bottleneck. Memory access patterns issues are the toughest and most frequent performance problem in code not yet modernized for vector SIMD parallelism.

Applying straightforward SIMD and threading optimizations often does not provide desirable speedups because some parts of applications (including vectorized hot loops) become memory bound. Memory-access-patterns-bound code is just one subtype of a larger memory-bound class of problems, along with memory-bandwidthbound and partially overlapping with memory-latency-bound sub-types.

Stride Loop instance footprint Source suproutine size(ntimes,id,n,ctime,dtime,a,b,c,d,e,aa,bb,cc) Operand Size (bits): 32 Operand Type: float32,int32 induction variables Vector Length: 8 coupled induction variables Memory access footprint: 188B integer ntimes, ld, n, i, nl, j, k ✓ Gather/scatter details real a(n), b(n), c(n), d(n), e(n), aa(ld, n), bb(ld, n), cc(ld, n)Pattern: "Constant (non-unit)" real t1, t2, chksum, ctime, dtime, cs1d Instruction accesses values with constant call init(ld,n,a,b,c,d,e,aa,bb,cc,'s128 ') - stride within instruction = X - stride between iterations = X*vector call forttime(t1) Horizontal stride (bytes): 8 do nl= 1,2*ntimes Vertical stride (bytes): 128 a(:n/2) = b(:n-1:2) - d(:n/2)🖸 [1] 🚺 [32] 👪 b(:n-1:2) = a(:n/2) + c(:n-1:2)188B Mask is constant call dummy(ld, n, a, b, c, d, e, aa, bb, cc, 1.) Mask: [11111111] enddo Active elements in the mask: 100,0% call forttime(t2) t2= t2-t1-ctime-(dtime*float(2*ntimes)) chksum= cs1d(n,a)+cs1d(n,b) call check(chksum, 2*ntimes*(n/2), n, t2, 's128 ') return end

*Other names and brands may be claimed as the property of others.

Can recommend:

- AoS to SoA
- AoSoA

-

🛿 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries.

• Use of SDLT Use of MCDRAM

Clather/Scatter Re



Data Layout: AoS vs. SoA



*Other names and brands may be claimed as the property of others.



Array of structures (AoS) tends to cause cache alignment problems, and is hard to vectorize Structure of arrays (SoA) can be easily aligned to cache boundaries and is vectorizable



Data Layout: Alignment

Mask Utilization and FLOPS Profiler

MASK UTILIZATION AND FLOPS PROFILER

Counting FLOPs on Knights Landing is not directly supported by the hardware because there is no accounting for the values in mask registers when AVX-512 instructions are counted. Certain capabilities of the Advisor tools can make up for this lack of direct hardware support.

FLOP/s is a key way to measure efficiency of the workload or its individual loops.



Mask-aware:

•

- **FLOPs** Report •
- **Vector Efficiency** •
- Memory Access Pattern, •
 - **Roofline Analysis Graph**

Vectorization efficiency and FLOP/s in Survey Repor and Loop Analytics



...supplements AI-based analysis with a dynamic FLOP/s profile and peak FLOPs and memory sub-system throughput levels providing enlightening "bounds and bottlenecks" analysis for complex workloads.

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries.

*Other names and brands may be claimed as the property of others



References

- Top-Down Performance Tuning Methodology
 - www.software.intel.com/en-us/articles/de-mystifying-software-performance-optimization
- Top-Down Characterization of Microarchitectural Bottlenecks
 - <u>www.software.intel.com/en-us/articles/how-to-tune-applications-using-a-top-down-characterization-of-microarchitectural-issues</u>
- Intel[®] VTune[™] Amplifier XE
 - <u>www.intel.ly/vtune-amplifier-xe</u>
- Tuning Guides
 - <u>www.intel.com/vtune-tuning-guides</u>

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries. *Other names and brands may be claimed as the property of others.

Look for:

- Confirmation
- Surprises

Do not skip either



KEEP CALMA AND MIND YOUR ALGORITHMS

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries.

*Other names and brands may be claimed as the property of others.

#Moderncode: COSMOS



Book Cover Background: Photo of the COSMOS@DiRAC SGI UV2000 based Supercomputer manufactured by SGI, Inc and operated by the Stephen Hawking Centre for Theoretical Cosmology, University of Cambridge. Photo courtesy of Philip Mynott. Book Cover Foreground: 3D visualization of statistical fluctuations in the Cosmic Microwave Background, the remnant of the first measurable light after the Big Bang. CMB data is from the Planck satellite and is the topic of Chapter 10 providing insights into new physics and how the universe evolved. Visualization rendered with Intel's OSPRay ray tracing open source software by Gregory P. Johnson and Timothy Rowley, Intel Corporation.

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries. *Other names and brands may be claimed as the property of others.



Book Cover Background: Photo of the COSMOS@DiRAC SGI UV2000 based Supercomputer manufactured by SGI, Inc and operated by the Stephen Hawking Centre for Theoretical Cosmology, University of Cambridge. Photo courtesy of Philip Mynott. Book Cover Foreground: 3D visualization of statistical fluctuations in the Cosmic Microwave Background, the remnant of the first measurable light after the Big Bang. CMB data is from the Planck satellite and is the topic of Chapter 10 providing insights into new physics and how the universe evolved. Visualization rendered with Intel's OSPRay ray tracing open source software by Gregory P. Johnson and Timothy Rowley, Intel Corporation.

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries. *Other names and brands may be claimed as the property of others. High Performance Parallelism Pearls Cosmic Microwave Background Analysis: Nested Parallelism in Practice Volume 2, Chapter 10

We find that using a simple integrator trapezium rule combined with hand-selected (to improve sampling points accuracy in areas of interest) provides sufficient numerical accuracy to obtain a physically meaningful result, and the reduced space and time requirements of this simplified method give a speed-up of O(10x).



Version	Processor (s)	Coprocessor (s)	Comment
1	2887.0	-	Original code.
2	2610.0	-	Loop simplification.
3	882.0	-	Intel [®] MKL integration routines and function inlining.
4	865.9	1991.6	Flattened loops and introduced OpenMP threads.
5	450.6	667.9	Loop reordering and manual nested threading.
6	385.6	655.0	Blocked version of the loop (for cache).
7	46.9	49.5	Numerical integration routine (Trapezium Rule).
8	37.4	37.7	Reduction with DGEMM.
9	35,1	34.5	Data alignment (for vectorization).
10	34.3	26.6	Tuning of software prefetching distances.

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk *Other names and brands may be claimed as the property of others.

ne, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or of





James Reinders. Parallel Programming Enthusiast

James has been involved in multiple engineering, research and educational efforts to increase use of parallel programming throughout the industry. James worked 10,001 days as an Intel employee 1989-2016, and contributed to numerous projects including the world's first TeraFLOP/s supercomputer (ASCI Red), first 3 TeraFLOP/s supercomputer (ASCI Red upgrade), the world's first TeraFLOP/s microprocessor (Intel® Xeon PhiTM coprocessor) and the world's first 3 TeraFLOP/s microprocessor (Intel® Xeon PhiTM coprocessor) and the world's first 3 TeraFLOP/s microprocessor (Intel® Xeon PhiTM coprocessor) and the world's first 3 TeraFLOP/s microprocessor (Intel® Xeon PhiTM Performance Analyzer Essentials (Intel Press, 2005),

Intel® Threading Building Blocks (O'Reilly Media, 2007), Structured Parallel Programming (Morgan Kaufmann, 2012), Intel® Xeon Phi[™] Coprocessor High Performance Programming (Morgan Kaufmann, 2013), Multithreading for Visual Effects (A K Peters/CRC Press, 2014),

High Performance Parallelism Pearls Volume 1 (Morgan Kaufmann, Nov. 2014), High Performance Parallelism Pearls Volume 2 (Morgan Kaufmann, Aug. 2015), and Intel® Xeon Phi[™] Processor High Performance Programming - Knights Landing Edition (Morgan Kaufmann, 2016).

© 2016, James Reinders. All rights reserved. Intel, the Intel logo, Intel Inside, Cilk, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries.

Other names and brands may be claimed as the property of others