
# Argonne Training Program on Extreme-Scale Computing (ATPESC)

Presented to **ATPESC 2017 Participants** 

Peter Kogge Data Intensive Computing, the 3<sup>rd</sup> Wall, and the Need for Innovation in Architecture

Q Center, St. Charles, IL (USA) Date 08/04/2017



http://deathofdrawing.com/wp-content/gallery/raimund-abraham/RA-House-With-Three-Walls.jpg









#### When Do We Need New Architectures

- Long-lasting architectural advances occur when a "wall" must be overcome
- 1st Wall Mid 90s: the Memory Wall
- 2<sup>nd</sup> Wall 2004: the Power Wall
- 3<sup>rd</sup> Wall Now: the Locality Wall

# And this is largely due to emergence of apps with Data Intensive Characteristics





#### What Do I Mean by *Data Intensive*?

- Computation dominated by data access & movement not flops
- Large sets of data often persistent
  - but little reuse during computation
- No predictable regularity
- Significantly different scaling
- Streaming becoming important

# The "Locality" we have come to expect from our apps is disappearing





#### This Talk


- Moore's Law and the Prior Walls
- Today's Architectures
- Evidence of a New "Locality" Wall
  - Benchmarks
  - A Big Data Application
- Migrational Computing: a Possible Architectural Fix





#### Technology, Moore's Law, and Beyond

- Moore's Law: 2D transistors get smaller & faster
  - From 10um to 5nm feature size: 2,000X smaller & faster
- Cores get smaller, faster, lower power
  - Power density approx. constant <u>as long as V<sub>dd</sub></u> declines
- Memory arrays get denser
  - To maximize density, access time <u>drops at best slowly</u>
  - Can increase bandwidth, but power skyrockets
- After Moore's Law: we're going 3D!
  - With a mix of die types




http://www.micron.com/products/hybrid-memory-cube





### The Memory Wall (mid 1990s)

- Core clock speeds outran memory latency
- Breaking the Wall: Use extra transistors for
  - Bigger on-chip SRAM caches
  - More ILP to find more memory accesses
  - Add additional floating point capability
- Enablers: Applications had plenty of locality
- Example: Ax=b, A is large, dense, matrix
  - Tremendous temporal locality
  - Assume caches can save nxn patch of A
  - O(n²) to read nxn patch of A to cache
  - O(n³) operations on this patch
- With big enough cache, don't care how slow memory is




http://www.extremetech.com/wp-content/uploads/2014/07/140364245678419.jpg







### The Power Wall (2004)

- Flattening V<sub>dd</sub> increased power density
  - Bigger chips meant more logic to dissipate
- Result: at 120Watts, cooling uneconomical
- Breaking the wall:
  - Lower the clock rate
  - Use multiple simpler cores
  - Increase SIMD-style parallelism
- Side-effect: need more bandwidth
- Solution for dense apps: again bigger caches




### 2004: Emergence of Multi-core





http://www.guru3d.com/index.php?ct=news&action=file&id=19577




https://cdn.arstechnica.net/wp-content/uploads/sites/3/2017/05/voltablockdiagram.png





#### Today's Hybrid Multi/Many Core/Socket Architecture

- Nothing is uniform about memory references
- Multiple memory domains
- Multiple memory ports & types
- Multiple different link protocols
- Higher bandwidth parts needed (at energy costs)
- Growing "width" of data returned from an access (spatial locality)







#### **Energy Tightly Tied to Locality**

Operation	Energy (pJ)
64-bit integer operation	1
64-bit floating-point operation	20
256 bit on-die SRAM access	50
256 bit bus transfer (short)	26
256 bit bus transfer (1/2 die)	256
Off-die link (efficient)	500
256 bit bus transfer(across die)	1,000
DRAM read/write (512 bits)	16,000
HDD read/write	O(10 <sup>6</sup> )

Perhaps 5 pJ in best of today

- Increasing with Non-Locality
- Largely unchanged by new technologies


Exascale goal of 20 pJ per flop unreachable if any memory references need to be made

28nm CMOS, DDR3 Greg Asfalk, HP







#### **Need for More Memory Bandwidth – Multi-level Memories**



http://www.amd.com/PublishingImages/graphics/illustrations/570px/6315-hbm-stacks-diagram.png



HBMs: 4-5X bandwidth, but wider transfer/access



https://cdn.arstechnica.net/wp-content/uploads/sites/3/2017/05/NVIDIA-Telsa-V100.jpg










## And Apps Are Changing – Lets look at some Benchmarks

Benchmark Name	Function Performed	
LINPACK	Solve Ax=b; A is dense	
HPCG: Hi Perf Cong. Grad.	Ax=b; A sparse but regular	
SpMV: Sparse Mat. Vec.	Ab; A sparse & irregular	
BFS: Breadth First Search	Find all reachable vertices from root	
FireHose	Find "events" in streams of data	







#### **Performance vs Time**



Performance/Byte of B/W vs Time




Perf./Byte of B/W vs Perf.




Performance per Watt vs Time Top 500 Rmax **Peak Flops** oer Power (KW) Peak Flops (GF/s) per Power (KW) 1.E+03 1.E+03 1.E+02 1.E+02 Rapid Increase because ratio dependent on logic technology alone; more flops/s per socket 1.E+00 1.E-01 01/01/92 01/01/12 01/01/16 01/01/92 01/01/00 01/01/04 01/01/16 01/01/96 01/01/00 01/01/04 01/01/08 01/01/96 01/01/08 01/01/12 1.E+04 1.E+04 Flat probably because near **HPCG** Graph 500 HPCG Flops (GF/s) per Power (KW) perfect weak scaling and no real memory improvement GTE × SL × SB 1.E-01 × SM 1.E-02 1.E-03 1.E-04 1.E+00 12/31/16 01/01/12 12/31/12 01/01/14 01/01/15 01/01/16 12/31/16 01/01/14 01/01/15 01/01/16 16 ATPESC 2017, July 30 - August 11, 2017


Perf. per Watt vs Perf.



#### **Green-GRAPH500**



### **Sparsity & Conventional Scalability**




Bylina et al., "Performance Analysis of Multicore and Multinodal Implementation of SpMV Operation", 2014. www.graph500.org. http://www.hpcg-benchmark.org/






# Firehose Streaming Benchmark



- Datum: Comma separated ASCII string
  - Key: ASCII string representing 64b uint (IP adr)
  - Value: depends on benchmark variant
  - Truth flag: was the stream from this key biased
- Event: detection of 24 datums with same "key"
- Anomaly: value distribution biased towards 0s
  - 3 variants defined
- Performance metric: Datums/sec





Prepare

Report



#### **Large Scale Anomaly 1 Processing**





- MPI with PHISH runtime library
- Approx 2.75 M datums/s per node
- Or about 220 M/s per rack
- SNL SkyBridge, Cray-CS300 1848 2-socket nodes at 16 cores/node
- From "Stateful Streaming in Dist. Memory Supercomputers," Berry & Porter, CLSAC 2016

Scaling line is fairly linear **BUT** at 2.75M datums/s per <u>32 core node</u>, 0.09M datums/s per core is <u>1/60</u> that of a single core





# **Summary: Basic Benchmarks – Non-traditional Have Locality Issues**

Benchmark Name	Function Performed	Performance Limiters
LINPACK	Solve Ax=b; A is dense	Cache size & # FPUs
HPCG: Hi Perf Cong. Grad.	Ax=b; A sparse but regular	Memory B/W
SpMV: Sparse Mat. Vec.	Ab; A sparse & irregular	Memory B/W; some Network
BFS: Breadth First Search	Find all reachable vertices from root	Network B/W; Remote atomics
FireHose	Find "events" in streams of data	Managing the streaming





# Real World Challenge Data Intensive Problem (From Lexis Nexis)

Auto Insurance Co: "Tell me about giving auto policy to Jane Doe" in < 0.1sec

- 2012: 40+ TB of Raw Data
- Periodically clean up & combine to 4-7 TB
- Weekly "Boil the Ocean" to precompute answers to all standard queries
  - Does X have financial difficulties?
  - Does X have legal problems?
  - Has X had significant driving \_\_problems?\_\_\_\_ Relationships
  - Who has shared addresses with X?
  - Who has shared property ownership with X?



Look up answers to precomputed queries for "Jane Doe", and combine



"Jane Doe has no indicators *But* 


she has shared multiple addresses with Joe Scofflaw Who has the following negative

indicators ...."





#### **Traditional Approach: Runaway Intermediate Data**




## Projecting Performance for LexisNexis' Implementation

2012: 400 2-socket nodes (10 racks)

2013 study looked at "future" alternatives:

- Upgrades to conventional
- "Lightweight" systems
  - Lower power, lower performance cores
  - Study assumed Calxeda 4-core ARMs
  - but systems like HP Moonshot similar
- Sandia's X-Caliber project
  - Heavyweight with HMC-like memories
  - Resembles Intel's Knights Landing
- All processing on bottom of 3D stack
  - System = "sea" of stacks








(b) X-caliber Node Mockup






### Heavyweight Alternatives Using LN's App Flow




#### Performance Options:


- Socket: 6C to 24C
- Memory B/W by 3X
- Disk to SSD or RAMDisk
- Network to Infiniband

No one option grows performance more than 45%





#### **Unconventional Alternatives**



#### Migrational Computing: An Alternative Architecture






- Thread Migration: move site of a thread's execution
- Rationale: make memory reference LOCAL!
- Today: either invisible (e.g. during I/O call) or explicit (as in Chapel)
- New idea: make migration automatic on remote memory access



#### **A Migrational Architecture**

**Nodelet**: New unit of parallelism








### A Real Migrational System




Atomics run in Memory Front End (MFE)




(a) Nodel et

Multi-Threaded Cores





on Network






Stationary Core Runs OS, Launches Jobs





#### **Near Term Scaling**





#### **Emu Chick**

- 8 Nodes, 64 Memory Channels
- Copy room environment


#### **Emu1 Memory Server**

- 256 nodes, 2048 Memory Channels
- Server room environment





## **Sparse Matrix-Dense Vector with Migrating Threads**




```
struct Aelt {
       int col;
       Aelt *next rowelt};
     nextj = Ahdr[i];
     sum=0;
     while (nextj != 0) {
            sum += x[(*nextj).col];
            nextj = (*nextj).next rowelt;
32 ATPESC 2017, July 30 - August 11, 2017
```

- One Aelt for each non-zero in some row of A
  - Non-zero value
  - Column index
  - Pointer to next non-zero
    - •••• Migration before access
    - No migration before access





## **SpMV** with Migrating Threads



Per row for migrating threads:


- Stinger-like multiple CSR blocks
- 32s+108 bytes
- At most s+1 migrations





#### Firehose with Migration






- 1 Emu Chick (64 nodelets) = 88X a CS300 node
- 1 Emu Rack (2048 nodelets) = 35X a CS300 rack






#### **Ultimate Scaling: Sea of Memory Stacks**

- Add Cores below each vault
- Upgrade off-stack interfaces to full peer-peer protocol
- Add in second stack of nonvolatile
- Result: standalone stack with 32 independent nodelets



#### Projection for Massive "Batch-Mode" Lexis Nexis Problem



Emu1 assumes 400MHz GCs 2400 MT/s DRAM Channels

Real-Time Streaming Version Even Better





#### **Conclusions**

- Non-locality increasing rapidly in real apps
- Current architectures becoming badly inefficient
- The problem is in the memory & scaling
- Growing need for "remote functions"
- Migrating threads greatly simplify all
- Natural projection to 3D systems





#### **Acknowledgements**

Benchmark Analysis in part by:

- NSF grant CCF-1642280
- US Dept. of Energy, Award# DE-NA0002377, as part of Center for Shock-Wave Processing of Advanced Reactive Materials (C-SWARM) at the Univ. of Notre Dame, Notre Dame, IN

Emu hardware design by Emu Solutions, Inc.



