

## INTEL<sup>®</sup> FPGA

**OpenCL for FPGA Compute Acceleration** 

Argonne Training Program on Extreme Scale Computing

July 30, 2018

## **LEGAL NOTICES & DISCLAIMERS**

This document contains information on products, services and/or processes in development. All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest forecast, schedule, specifications and roadmaps.

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Learn more at intel.com, or from the OEM or retailer. No computer system can be absolutely secure.

Tests document performance of components on a particular test, in specific systems. Differences in hardware, software, or configuration will affect actual performance. Consult other sources of information to evaluate performance as you consider your purchase. For more complete information about performance and benchmark results, visit <u>http://www.intel.com/performance</u>.

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending on system configuration. No computer system can be absolutely secure. Check with your system manufacturer or retailer or learn more at intel.com.


No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

Intel, the Intel logo, and Stratix10 are trademarks of Intel Corporation in the U.S. and/or other countries. \*Other names and brands may be claimed as the property of others.

© Intel Corporation.




## **INTEL PROGRAMMABLE SOLUTIONS GROUP**





## **WHAT IS AN FPGA?**



- An advanced, multi-function accelerator
- Flexible for highly differentiated products
- Reprogrammable as market dynamics or standards change



## What is an FPGA?

An FPGA is an advanced, user-customizable chip

 An FPGA's functions can be reprogrammed based on the computing workload

#### DSPs


 Dedicated single-precision floating point multiply and accumulators

#### **Block RAMs**

 Small embedded memories that can be stitched to form an arbitrary memory system


#### Programmable Interconnect

Programmable logic and routing that can build arbitrary topologies





#### Intel FPGA Portfolio **Options**




tel

## Typical FPGA Design Flow (1/2)



#### RTL coding (VHDL or Verilog)

- Behavioral or structural description of design
- Possibly with the help of high level tools



**RTL** functional simulation


- Mentor Graphics ModelSim<sup>\*</sup> Intel® FPGA Edition or other 3<sup>rd</sup> party simulators
- Verify logic model & data flow (no timing delays)



#### Synthesis (Mapping)

- Translate design into device specific primitives
- Optimization to meet required area & performance constraints
- Intel® Quartus® Prime Software synthesis or those available from 3<sup>rd</sup> party vendors
- Result: Post-synthesis netlist

## Typical FPGA Design Flow (2/2)



#### Place & route (Fitting)

- Map primitives to specific locations inside target technology with reference to area & performance constraints
- Specify routing resources to be used
- Result: Post-fit netlist

- PC board simulation & test
- Simulate board design
- Program & test device on board
- Use on-chip tools for debugging





# INTRODUCTION TO PARALLEL COMPUTING WITH OPENCL<sup>TM</sup>

\*OpenCL and the OpenCL logo are trademarks of Apple Inc. used by permission of Khronos




Approaches to Parallel Programming Data Sharing and Synchronization Overview of OpenCL<sup>™</sup> **OpenCL Platform and Host-side Software Executing OpenCL Kernels** Compiling software into circuits The Intel<sup>®</sup> FPGA SDK for OpenCL<sup>™</sup> Hands-on Example



## **Need for Parallel Computing**

#### **Power Wall**



Unable to scale power consumption with reduction in process node Maximum processor frequency capped

#### Instruction-Level Parallelism Wall



Compilers and processors can't extract enough parallelism from a single instruction stream to keep processor architecture busy

#### Memory Wall



Memory architectures have limited bandwidth Can't keep up with the processor




## **Heterogeneous Computing Systems**

- Modern systems contain more than one kind of processor
- Applications exhibit different behaviors
  - Control (Searching, parsing, etc...)
  - Data intensive (Image processing, data mining, etc...)
  - Compute intensive (Iterative methods, financial modeling, etc...)
- Gain performance by utilizing specialized processing capabilities of dissimilar processors to handle different application behaviors



## Traditional Approach to Heterogeneous Computing

- Write software for each software programmable architecture CPU, GPU, DSP
  - Using different languages and vendor specific tools
- Develop custom parallel hardware for FPGA
  - Fine-grained parallelism
  - Write HDL, Simulate, close timing, in-system debug, etc.



13

## **Programmer-Specified Parallelism**

Allow software programmer to define and control parallelism

- Programmers know the algorithm the best
- Allow programmers to find activities that can be executed in parallel
- Expressed explicitly or implicitly
- Expressed at different levels that are higher than instruction-level parallelism
- Likely more effective than compiler/processor extracted parallelism



## Types of Parallelism

- Data Parallelism
  - Input data separated and sent to parallel resources, results recombined
  - Scatter-gather
- Task Parallelism
  - Decompose problem into sub-problems that run well on available compute resources
  - Divide-and-conquer
- Pipeline Parallelism
  - Task parallelism where tasks have a producer consumer relationship
  - Different tasks operate in parallel on different data




#### Data Parallelism

Same operation(s) applied across different data in parallel

- Single Program Multiple Data (SPMD)
- Single Instruction Multiple Data (SIMD)

for (i = 0; i < N ; i++) c[i] = a[i] \* b[i]






#### Task Parallelism

Decompose problem into sub-problems (tasks)

- Tasks operate on same or different data
- Example: Multi-CPU system where each CPU execute a different thread
- A.K.A. Simultaneous Multithreading (SMT), Thread/Function Parallelism






17

#### **Pipeline Parallelism**

Task parallelism where tasks have a producer consumer relationship

- Operates on pipelined data
  - Different tasks operate in parallel on different data
- Example
  - Task 1 FFT, Task 2 Frequency Filter, Task 3 Inverse FFT







Approaches to Parallel Programming

#### Data Sharing and Synchronization

Overview of OpenCL<sup>™</sup>

**OpenCL Platform and Host-side Software** 

**Executing OpenCL Kernels** 

Compiling software into circuits

The Intel<sup>®</sup> FPGA SDK for OpenCL<sup>™</sup>

Hands-on Example



23


## Data Sharing and Synchronization

- Fundamental challenge of parallel programming
- Tasks that do not share data can run in parallel without synchronization
- Data dependencies require synchronization
  - Input of one task dependent on result of another
  - Intermediate results are shared
- Synchronization mechanisms
  - Barriers
    - Stop tasks at certain point until all tasks reach the barrier
  - Locks (mutex)
    - Enforce limits on access of particular resources
  - Parallel computing environment must handle this effectively



#### Shared Memory Model

- Operates on Global view of memory accessible by tasks
  - Used for inter-task communication
  - Maybe guarded by semaphores or mutexes (barriers and locks)



#### Advantage

Programmer not required to manage data movement, so code development is simpler

#### Drawback


The overhead of shared busses and coherency becomes the limiting factor



25

## Message Passing Model

Explicit communication between concurrent tasks



#### Advantage

- Scalable
  - Tasks can run on an arbitrary number of devices

#### Drawbacks

- Programmer needs to explicitly manage communications
- Difficult to make portable since it uses specific libraries





Approaches to Parallel Programming

Data Sharing and Synchronization

Overview of OpenCL<sup>™</sup>

**OpenCL Platform and Host-side Software** 

**Executing OpenCL Kernels** 

Compiling software into circuits

The Intel<sup>®</sup> FPGA SDK for OpenCL<sup>™</sup>

Hands-on Example



27


## What is OpenCL<sup>™</sup>?

- Open Computing Language (OpenCL) Framework for heterogeneous computing
  - General purpose programming model for multiple platforms
  - Host API and kernel language
  - Low-level Programming language based on C/C++
  - Provides increased performance with hardware acceleration
- Open, royalty-free standard
  - Managed by Khronos\* Group

Intel<sup>®</sup> is an active manha

Programmable Solutions Group

http://www.khronoc.org






#### **OpenCL Provides A Single Environment for Heterogeneous Platforms**

Enables a single user with one skillset to target multiple platforms

- Enables developer to optimize for performance
- Automates heterogenous system stitching



**Compute Efficiency** 



### **OpenCL<sup>™</sup>** Characteristics

- Provides parallel computing using task- and data-based parallelism
- Includes a C99 based language for writing functions that execute on OpenCL accelerators
- Provides abstract models
  - Generic: able to be mapped on to significantly different architectures
  - Flexible: able to extract high performance from every architecture
  - Portable: vendor and device independent




## **OpenCL<sup>™</sup> Properties**

- Parallelism is declared by the programmer
  - Data parallelism is expressed through the notion of parallel threads which are instances of computational kernels
  - Task parallelism is accomplished with the use of queues and events that coordinate the coarse-grained control flow
  - Loop pipeline parallelism is created when the compiler analyzes dependencies between iterations of a loop and pipelines each iteration for acceleration
- Data storage and movement is explicit
  - Hierarchical abstract memory model
  - Up to the programmer to manage memories and bandwidth efficiently

## Two Sides of OpenCL<sup>™</sup> Standard


- Kernel Function
  - OpenCL<sup>™</sup> C
  - Software that runs on accelerators (OpenCL devices)
  - Usually used for computationally intensive tasks
- Host Program
  - Software running conventional microprocessor
  - Supports efficient plumbing of complicated concurrent programs with low overhead
    - Through OpenCL host API
- Used together to efficiently implement algorithms





## OpenCL<sup>™</sup> Memory Model

- Private Memory
  - Unique to work-item
- Local Memory
  - Shared within workgroup
- Global/Constant Memory
  - Visible to all workgroups
- Host Memory
  - Visible to the host CPU
  - May be shared with device in unique cases



## OpenCL<sup>™</sup> by Example

#### Consider the following C program

C void vecadd(float\* a, float\* b, float\* c, int N) { for(int i = 0; i < N; i++) c[i] = a[i] + b[i]; }

#### Called in this manner





#### Kernels

OpenCL<sup>™</sup> C code written to run on OpenCL devices


- Kernels provide data parallelism with NDRange launches
- Represent parallelism at the finest granularity possible
- Same kernel executed by all the different data-parallel threads of a single launch
- When compiled for an Intel<sup>®</sup> FPGA, kernels can provide pipeline parallelism



35

## OpenCL<sup>™</sup> by Example – Single Work-Item Kernel

Kernel compiled into dataflow circuit with flow control



See OpenCL: Single-threaded vs. Multi-threaded Kernels for more information: https://www.altera.com/support/training/course/oopnclkern.html




## NDRange Kernels

Execute an OpenCL<sup>™</sup> kernel across multiple data-parallel threads

- "Traditional" OpenCL
- Executed in a single program (kernel) multiple data (NDRange) SPMD fashion
  - Explicitly declares data parallelism
  - Each thread called a work-item

#### Hierarchy of work-items

- Work-items are grouped into workgroups
- Work-items within a workgroup can explicitly synchronize and share data
- Workgroups are always independent






## OpenCL<sup>™</sup> by Example – NDRange Kernel

Kernel represents a single iteration of loop to perform vector operation

- N work-items will be generated to match array size
- get\_global\_id(0) function returns index of work-items which represent the loop counter






#### Pipeline Parallelization of NDRange Kernels

- On each cycle the portions of the pipeline are processing different threads
- While work-item 2 is being loaded, work-item 1 is being added, and workitem 0 is being stored

#### Example Workgroup with 8 work-items





#### Data Parallelization of NDRange Kernels

An NDRange kernel compute engines may also be duplicated in Load order to execute more than one work-item at a time. Load 🖡  $\mathbf{\Sigma}$ Threads Б Load Load 🕑 Load 돈



Store


Store

Store

Load

### **CPU** Architectures

- Optimized for latency: large caches, hardware prefetch
- **Complicated control:** superscalar, out-of-order execution
- Comparatively few execution units





# Running OpenCL<sup>™</sup> on CPU Architectures

- Workgroups executed across different cores
- Target vector units
  - Fuse work-items together
  - Vectorize kernels to work with explicit vector types
- Work-item synchronization is handled in software
- Data-sharing between work-items in a workgroup relies on caches



## **GPU** Architectures

- Many Compute Units
  - Up to 128
- Wide memory bus
  - Multiple channels
  - High bandwidth
  - High latency
- Small read/write caches
- PCIe\* board

CU	CU	CU	CU
PE PE PE PE PE	PE PE PE PE PE	PE PE PE PE PE	PE PE PE PE PE
PE PE PE PE PE	PE PE PE PE PE	PE PE PE PE PE	PE PE PE PE PE
PE PE PE PE PE	PE PE PE PE PE	PE PE PE PE PE	PE PE PE PE PE
PE PE PE PE PE	PE PE PE PE PE	PE PE PE PE PE	PE PE PE PE PE
L1 Cache	L1 Cache	L1 Cache	L1 Cache
CU	CU	CU	CU
PE PE PE PE PE	PE PE PE PE PE	PE PE PE PE PE	PE PE PE PE PE
PE PE PE PE PE	PE PE PE PE PE	PE PE PE PE PE	PE PE PE PE PE
PE PE PE PE PE	PE PE PE PE PE	PE PE PE PE PE	PE PE PE PE PE
PE PE PE PE PE	PE PE PE PE PE	PE PE PE PE PE	PE PE PE PE PE
L1 Cache	L1 Cache	ache	L1 Cache
		ache	L1 Cache
			CU
L1 Cache	L2 C	ache	
L1 Cache	L2 C	ache	cu
L1 Cache	L2 C	ache	CU PE PE PE PE PE
CU PE PE PE PE PE PE PE PE PE PE	L2 C	ache CU PE PE PE PE PE PE PE PE PE PE	CU PE PE PE PE PE PE PE PE PE PE
CU PE		ache PEPEPEPEPE PEPEPEPE PEPEPEPE PEPEPEPE	CU PE PE PE PE PE PE PE PE PE PE III III III III III III III
L1 Cache           PE         FE         FE <t< td=""><td></td><td>ache PE</td><td>CU PE PE PE PE PE PE PE PE PE PE III III III III III III III PE PE PE PE PE</td></t<>		ache PE	CU PE PE PE PE PE PE PE PE PE PE III III III III III III III PE PE PE PE PE
L1 Cache           PE         PE	CU PE PE PE PE PE PE PE PE PE PE	ache EU PE PE PE - PE PE PE PE PE - PE PE	CU PE L1 Cache
L1 Cache           PE         PE <t< th=""><th>CU PE PE PE PE PE PE PE PE PE PE</th><th>ache CU PE PE PE PE PE PE PE E PE PE PE PE FE PE PE PE PE FE PE PE PE PE FE PE PE PE PE PE FE PE</th><th>CU PE PE PE PE PE PE PE PE PE PE III III III III III III PE PE PE III PE PE PE PE III PE PE L1 Cache III</th></t<>	CU PE PE PE PE PE PE PE PE PE PE	ache CU PE PE PE PE PE PE PE E PE PE PE PE FE PE PE PE PE FE PE PE PE PE FE PE PE PE PE PE FE PE	CU PE PE PE PE PE PE PE PE PE PE III III III III III III PE PE PE III PE PE PE PE III PE PE L1 Cache III
L1 Cache           CU           PE         PE           L1 Cache         PE           CU         PE           PE         PE           PE         PE	L2 C PE L11 Cache I CU PE PE PE PE PE	ache PE PE PE - PE PE PE PE PE - PE PE L1 Cache	CU PE L1 Cache I CU PE PE PE PE PE
L1 Cache           PE         PE <t< th=""><th>L2 C CU PE PE PE - PE PE PE PE PE - PE PE</th><th>ACHE</th><th>CU PE L1 Cache 1 CU PE PE PE PE PE PE PE PE PE</th></t<>	L2 C CU PE PE PE - PE PE PE PE PE - PE PE	ACHE	CU PE L1 Cache 1 CU PE PE PE PE PE PE PE PE PE
L1 Cache           PE         PE         PE         PE         PE           L1 Cache         T         PE         PE         PE           CU         PE         PE         PE         PE         PE           PE         PE         PE         PE         PE         PE	CU           PE         PE </th <th>ache           PE P</th> <th>CU PE L 11 Cache 4 CU PE PE PE PE PE  PE PE PE PE PE PE PE  PE PE</th>	ache           PE P	CU PE L 11 Cache 4 CU PE PE PE PE PE PE PE PE PE PE PE PE PE PE
L1 Cache           PE         PE <t< td=""><td>L2 C CU PE PE PE - PE PE PE PE PE - PE PE</td><td>ACHE</td><td>CU PE L1 Cache 1 CU PE PE PE PE PE PE PE PE PE</td></t<>	L2 C CU PE PE PE - PE PE PE PE PE - PE PE	ACHE	CU PE L1 Cache 1 CU PE PE PE PE PE PE PE PE PE

L1 Cache

L1 Cache

L1 Cache

L1 Cache

43


## Running OpenCL<sup>™</sup> on GPU Architectures

- Workgroups distributed across compute units
- Work-items execute in parallel on the vector-like cores
  - Dedicated hardware resources used for synchronization and data-sharing between work-items within a workgroup
- Run enough work-items per compute unit to mask latencies
  - Translates into a requirement for thousands of work-items!
- Work-items contend for fixed resources (registers, local memory)
- Hardware limits how many work-items/workgroup per compute unit




## **FPGA** Architecture

- Field Programmable Gate Array (FPGA)
  - Millions of logic elements
  - Thousands of embedded memory blocks
  - Thousands of DSP blocks
  - Programmable routing
  - High speed transceivers
  - Various built-in hardened IP
- Massively Parallel
- Used to create Custom Hardware!




# Compiling OpenCL<sup>™</sup> to Intel<sup>®</sup> FPGA

- Custom hardware generated automatically for each kernel
  - Get the advantages of the FPGA without the lengthy design process
- Organized into functional units based on operation
- Able to execute OpenCL<sup>™</sup> threads in parallel




46

## Intel<sup>®</sup> FPGA SDK for OpenCL<sup>™</sup> Usage






## OpenCL<sup>™</sup> and Intel<sup>®</sup> FPGAs





### **Compiler Builds the Complete FPGA**



**The Intel**<sup>®</sup> **FPGA SDK for OpenCL<sup>™</sup> builds the FPGA:** accelerators ~ all the data paths ~ all memory structures




### Improving FPGA Development Productivity

#### High **Development Productivity** Standard CPU Multicore GPU CPU Need to design at higher levels + CPU **FPGA** C, or C-based language + CPU (HDL) hardware description language Custom ASIC High Low System Performance

### **OpenCL**<sup>™</sup> results with HLD Stratix 10 compiler

- Out of the box designs, optimized RTL
  - Demonstrating the Stratix 10 advantage
  - Customers can reproduce PoC results

Design	Scaling vs. A10	Devkit (-2) demo
FFT	8x	0.4 Gpts/s
Back projection	3.4x	14.6 ms
GZIP	7.2x	4 x 4.9 GB/s
MM 32x14	3.8x	1.77/2.5 Tflops
MM 50x14	5.1x	2.27/3.7 Tflops



Additional information on table



Approaches to Parallel Programming Data Sharing and Synchronization Overview of OpenCL™ OpenCL Platform and Host-side Software Executing OpenCL Kernels

Compiling software into circuits

The Intel<sup>®</sup> FPGA SDK for OpenCL<sup>™</sup>

Hands-on Example

## OpenCL<sup>™</sup> Host APIs

The host program through a set of OpenCL APIs setup the environment and manages the execution of kernels on the devices

- Defined by the standard in a C header file (opencl.h)
  - Provided along with implementation by individual solution vendors
- C++ API also available
  - Wrapper that maps to the C API (cl.hpp)
  - No additional execution overhead
  - Much simpler




## OpenCL<sup>™</sup> Platform Layer and Runtime Layer API

OpenCL API divided into two layers

- Platform Layer API
  - Discover platform and device capabilities
  - Setup execution environment
- Runtime Layer API
  - Executes compute kernels on devices
  - Manage device memory




### **Platform Model Device Structure**



### Context

Environment within which kernels execute

- Purpose
  - Coordinates the mechanisms for host-device interaction
  - Manages the device memory
  - Keeps track of kernels to be executed on each device





## **Platform Layer API**

Setup device execution environment

- Tasks
  - Allows host to discover devices and capabilities
  - Query, select and initialize compute devices
  - Create <u>compute contexts to manage OpenCL<sup>™</sup></u> objects
    - Typical Platform Layer Steps
    - 1. Query and select the platforms
    - 2. Query and select the devices
    - 3. Create a context for the devices


Setup code written once and can be reused for all project with the same HW



## **Platforms IDs**

Platform: Vendor-specific implementation of OpenCL™

Obtain the list of platforms available with clGetPlatformIDs






### **Device IDs**


Device: An OpenCL<sup>™</sup> accelerator supported by a platform

Obtain the list of devices available with clGetDeviceIDs



### **Create Context**

### Use clCreateContext to create a context with one or more devices



### May also use clCreateContextFromType



## Platform Layer APIs Called to Setup Environment

- 1. Call clGetPlatformIDs to get available number of platforms
  - If unknown
- 2. Allocate space to hold platform information
- 3. Call clGetPlatformIDs again to fill in platforms
- 4. Call clGetDeviceIds to get available number of device in a platform
  - If unknown
- 5. Allocate space to hold device information
- 6. Call clGetDeviceIDs again to fill in devices
- 7. Call clCreateContext to create a context that manages kernel



## Example Platform Layer Code

```
//Get the first platform ID
cl_platform_id myp;
err=clGetPlatformIDs(1, &myp, NULL);
```

```
// Get the first FPGA device in the platform
cl_device_id mydev;
err=clGetDeviceIDs(myp, CL DEVICE TYPE ACCELERATOR, 1, &mydev, NULL);
```


//Create an OpenCL<sup>TM</sup> context for the FPGA device
cl\_context context;
context = clCreateContext(NULL, 1, &mydev, NULL, NULL, &err);



### **Command Queue**

Mechanism for host to request action by the device

- Each command queue associated with one device
  - Each device can have one or more command queues
- Host submits commands to the appropriate queue
- Operations in the queue will execute in-order for Intel<sup>®</sup> FPGAs





## **Runtime Layer API**

Execute kernels on the device

- Tasks
  - Memory management
    - Allocate/deallocate device memory
    - Read/write to the device
  - Run kernels on the device
  - Host/device synchronization

Typical Runtime Layer Steps

- 1. Create a command queue
- 2. Write to the device
- 3. Launch kernel
- 4. Read results back from the device



## Create a Command Queue

### Creates a command queue associated with a device Valid context cl command queue clCreateCommandQueue ( A device associated with cl context context, context cl device id device, cl command queue properties properties, Returns the cl int \*errcode ret) command queue Error code Queue properties e.g. Turn on profiling

Host will submit commands to the device through the command queue

- Using *clEnqueue...* commands
  - e.g. read, write, execute kernel, etc..



## Host / Device Physical Memory Space

- The host and the device each has its own physical memory space
  - Data needs to be physically located on a device before kernel execution
- Use OpenCL<sup>™</sup> API functions to allocate, transfer, and free device memory
  - Using memory objects through command queues





# **Memory Objects**

Representation of device memory on the host


- Data encapsulated as memory objects in order to be transferred to/from device
- Valid within one context
  - Runtime manages the memory objects and actual location on devices
- OpenCL<sup>™</sup> specification defines two types
  - Buffers (One dimensional collection of elements)
  - Images
    - Stores an image or array of images
    - Simplifies the process of representing and accessing images



## clCreateBuffer

Allocates and creates a buffer memory object

One dimensional collection of elements that can be scalars (int, float), vector data types, or user-defined structures




- A buffer is passed to the kernel argument and converted to a pointer in the kernel
- In the host, a buffer is not a pointer. i.e. mybuffer[3]=... is not legal

## Data Transfers Calls


Use Read and Write Host API calls to explicitly transfer data from/to the device

- Commands placed on the command queue
- If kernel dependent on the buffer is executed on the accelerator device, buffer is transferred to the device
- Runtime determines precise timing of data movement






## clEnqueueWriteBuffer







### clEnqueueReadBuffer







### Memory Management – Code Example

```
const int N = 5;
int nBytes = N*sizeof(int);
int hostarr [N] = \{3, 1, 4, 1, 5\};
//Create an OpenCL<sup>™</sup> command queue
cl int err;
cl command queue q;
queue = clCreateCommandQueue(context, device, 0, &err);
// Allocate memory on device
cl mem a;
a = clCreateBuffer(context, CL MEM READ WRITE, nBytes, NULL, &err);
// Transfer Memory
```

err=clEnqueueWriteBuffer(q, a, CL TRUE, 0, nBytes, hostarr, 0, NULL, NULL);



Approaches to Parallel Programming

Data Sharing and Synchronization

Overview of OpenCL<sup>™</sup>

**OpenCL Platform and Host-side Software** 

**Executing OpenCL Kernels** 

Compiling software into circuits

The Intel<sup>®</sup> FPGA SDK for OpenCL<sup>™</sup>

Hands-on Example



# OpenCL<sup>™</sup> Kernels

Functions that run on OpenCL devices

- Begins with the keyword \_\_\_kernel
- Returns void
- Pointers in kernels should be qualified with an address space
  - \_\_private, \_\_local, \_\_global, or \_\_constant
  - Discussed later
- Kernel language derived from ISO C99 with certain restrictions

kernel void my kernel ( global float \*data) {

76

## **OpenCL<sup>™</sup> Kernel Restrictions**

- No pointers to functions
- No recursion
- No predefined identifiers
- No writable static variables



77

# OpenCL<sup>™</sup> Data Types


- Scalar data types
  - char, ushort, int, uint, long, float, double, bool, etc
  - On the host, recommended to use cl\_ prefixed data types to ensure size compatibility and maximum portability
    - e.g. cl\_float, cl\_int, cl\_ulong, etc...
- Image types
  - image2d\_t, image3d\_t, sampler\_t
- User-defined structures
- Vector data types
  - Next slide



# Vector Data Types

OpenCL<sup>™</sup> supports vector variants of basic data types

- Supported size of vectors: 2, 3, 4, 8, 16
- Available in host and kernel code
  - Kernel type example: char2, ushort3, int8, float16, etc
  - Host type example: cl\_char2, cl\_ushort3, cl\_int8, cl\_float16, etc
- Aligned at vector length
- Use variable for vector operation
- Or, use the components



c.x = a.x + b.x;

#### Kernel Example


```
kernel void my kernel ( global float *a,
                          global float *b,
                          global float *c,
                          int N)
   int index;
   for (index = 0; index < N; index++)
       c[index] = a[index] + b[index];
}
```



## **Compilation Example**

Kernel compiled into dataflow circuit with flow control


Include branch and merge units





For Entry

#### **OpenCL<sup>™</sup> Execution Flow**





# **Programs and Kernels**

Process for host to execute a kernel on a device

- 1. Create program (a program is a collection of kernels)
  - Turn source code or precompiled binary into program object
- 2. Compile program
- 3. Create kernel by extracting it from program object
  - Similar to obtaining exported function from dynamic library
- 4. Setup kernel arguments individually
  - Also require memory objects to be transferred to the device
- 5. Dispatch kernel through clEnqueue... function


# **Creating a Program**

A program object (cl\_program) contains one or more kernels (cl\_kernel)

- GPU/CPU vendors support creation of programs from source code
  - Using clCreateProgramWithSource
  - Online compilation of kernels (host runtime compilation)
  - Not supported by Intel® FPGA
- Intel FPGA only supports creation of programs from pre-compiled binaries
  - Use clCreateProgramWithBinary
  - Binary implementation is vendor specific
  - aocx files supported
    - aocx is essentially the FPGA programming image



# **Creating Programs from Binary for FPGAs**




- For Intel<sup>®</sup> FPGA
  - lengths is the size of the accx file in bytes
  - binaries is the contents of the accx file
  - When kernels from the accx is run, the host will configure the FPGA with the accx



# **Building Programs**

Compiles and links a program executable from the program source or binary

 For Intel<sup>®</sup> FPGA, needs to be called to conform to the standards, but nothing meaningful done






# **Creating Kernels**

Create kernels from programs with clCreateKernel


 For Intel<sup>®</sup> FPGA, able to load any of the kernels compiled into the accx file by the offline compiler





## Set Kernel Arguments

Use clSetKernelArg to set the value for a specific argument of a kernel




- Important to set the *arg\_index* correctly
  - Limited error checks done



#### **Execute Kernel**

Use clEnqueueNDRangeKernel or clEnqueueTask to run kernel on device



- clEnqueueNDRangeKernel discussed later



#### **Kernel Execution Example**

```
kernel void increment ( global float *a, float c, int N)
void main()
                                       int i;
                                       for (i = 0; i < N; i++)
{ . . .
                                             a[i] = a[i] + c;
  // 1. Create then build program
  cl program program = CreateProgramWithBinary (context, 1, & device, & binary length,
                            (const unsigned char**) & binaries, & kernel status,
&clError);
   err = clBuildProgram(program, 1, & device, NULL, NULL, NULL);
   // 2. Create kernels from the program
   cl kernel kernel = clCreateKernel (program, "increment", &err);
   // 3. Allocate and transfer buffers on/to device
   float* a host = ...
   cl mem a device = clCreateBuffer(..., CL MEM COPY HOST PTR, a host, ...);
   cl float c host = 10.8;
   err = clEnqueueWriteBuffer(queue, a device, CL TRUE, 0,
     NUM ELEMENTS*sizeof(cl float), a host, 0, NULL, NULL);
```

#### Kernel Execution Example Cont.

```
// 4. Set up the kernel argument list
```

```
err = clSetKernelArg(kernel, 0, sizeof(cl mem), (void *)&a device);
```

```
err = clSetKernelArg(kernel, 1, sizeof(cl float), (void *)&c host);
```

```
err = clSetKernelArg(kernel, 2, sizeof(cl_int), (void *)&NUM_ELEMENTS);
```

// 5. Launch the kernel
err = clEnqueueTask( queue, kernel, 0, NULL, NULL);

#### // 6. Transfer result buffer back

•••

91


### Host and Kernel Execution

- Kernels execute on one or more OpenCL<sup>™</sup> devices
- Host program executes on the host
- With clEnqueue commands, the host launches device tasks asynchronously
  - Control returns to host immediately
  - Unless explicit synchronization specified
- The host needs to manages synchronization among device tasks
  - In additional to memory management and error handling tasks



# **Asynchronous Kernel Execution**

#### By default, host launches device but execution is not synchronized



# **Explicit Synchronization Points**

- clFinish(queue) (host-side)
  - Blocks until all commands in a given queue have finished execution
- Events (host-side)
  - Each clEnqueue task assigned an event id that can be used as a prerequisite for another clEnqueue task
- Blocking memory commands (host-side)
- In-order command queue (host-side)
  - All commands in an in-order queue will not execute until all commands enqueued before it in the same queue have finished executing
- Barriers and memory fences (device-side)




# **Event Dependencies**

- Each clEngueue
  - Can depend on an array of (previously created) cl events
    - To ensures synchronization of data.
  - Can generate a cl event
    - To be used later
  - The clEnqueue command itself does not block, just the execution of the associated task on the device

```
cl int clEnqueue... ( cl command queue command queue,
                                                                            Wait for these
                             cl_uint num_events_in_wait_list,
const cl_event *event_wait_list,
                                                                            to finish
                             cl_event *event) ] Generate new event, to be
                                                       used later. (If not NULL)
```



# Synchronization Example



) \_

#### Clean Up

- Clean up memory, release all OpenCL<sup>™</sup> objects
- Check reference count to ensure it equals zero

clReleaseKernel(kernel); clReleaseProgram(program); clReleaseCommandQueue(cmd\_queue); clReleaseEvent(event); clReleaseMemObject(memobj); clReleaseContext(context);





### Agenda

Approaches to Parallel Programming

Data Sharing and Synchronization

Overview of OpenCL<sup>™</sup>

**OpenCL Platform and Host-side Software** 

**Executing OpenCL Kernels** 

Compiling software into circuits

The Intel<sup>®</sup> FPGA SDK for OpenCL<sup>™</sup>


Hands-on Example




# Compiling OpenCL<sup>™</sup> Kernel to FPGAs

Kernels are compiled offline using an Offline Compiler (AOC)

- Kernels are first translated into an AOC Object file (.aoco)
  - Represents the FPGA hardware system
- Object file used to generate the AOC Executable file (.aocx)
  - Used to program the FPGA or Flash









# **Compile Kernels**

#### Run the Offline Compiler

- Set AOCL\_BOARD\_PACKAGE\_ROOT environment variable to the path of the board support package
  - Usually %INTELFPGAOCLSDKROOT%/board/<name\_of\_BSP>
- aoc --list-boards
  - List available boards within the current board package
- aoc --board <board> <kernel file>
  - Compile the kernel to the specified board in the board package
  - Generates the kernel hardware system and compiles it using the Quartus<sup>®</sup>
     Prime software targeting a specific board



# aoc Output Files

- <kernel file>.aoco
  - Intermediate object file representing the created hardware system
- <kernel file>.aocx
  - Kernel executable file used to program FPGA
- Inside <kernel file> folder
  - <kernel file>.log
    - Compile log including estimated resource usage, optimization report, and compile messages
  - <kernel file folder>\reports\report.html
    - Interactive HTML report
    - Static report showing optimization, detailed area, and architectural information
  - Quartus generated source and report files
    - Timing information, actual resource usage, etc.




### **FPGA** Architecture

Each kernel is converted into custom hardware.

- Precompiled hardware interfaces used
  - Provided by the Board Support Package (BSP)
  - PCIe\* or Hard Processor System (HPS), memory controller, kernel interface, clock generator, DMA
- OpenCL<sup>™</sup> memory model implemented
  - Global -> DDR, QDR
  - Local -> On-chip memory
  - Private -> On-chip registers



## FPGA Architecture for OpenCL<sup>™</sup> Implementation






# OpenCL<sup>™</sup> Kernels to Dataflow Circuits

Each kernel is converted into custom dataflow hardware (Compute Unit)

- Gain the benefits of FPGAs without the lengthy design process
- Implement C operators as circuits
  - HDL code located in <OpenCL SDK Installation>\ip
  - Load Store units to read/write memory
  - Arithmetic units to perform calculations
  - Flow control units
  - Connect circuits according to data flow in the kernel
- May replicate circuit to accelerate algorithm

- Name
  Isu\_atomic.v
  Isu\_basic\_coalescer.v
  Isu\_burst\_master.v
  Isu\_bursting\_load\_stores.v
  Isu\_enabled.v
  Isu\_enabled.v
  Isu\_ic\_top.v
  Isu non aligned write.v
- Isu\_pipelined.v





# Mapping Multi-Threaded Kernels to FPGAs (Naïve)

Simplest way of mapping kernel functions to FPGA may appear to be replicating hardware for each work-item (thread)

- Problems:
  - NDRange size tend to be really large
  - Inefficient and wasteful
    - FPGA compute bandwidth is often NOT the bottleneck of system
  - Unknown at kernel compile time the number of work-items to run
- A better method involves taking advantage of pipeline parallelism
- AOC may optionally replicate HW to process multiple work-items in parallel
  - See the Intel FPGA SDK for OpenCL Best Practices Guide



# Mapping Multi-Threaded Kernels to FPGAs

Take advantage of pipeline parallelism


- Attempt to create a deeply pipelined representation of a kernel
- On each clock cycle, we attempt to send in input data for a new thread
- Map coarse grained thread parallelism to fine-grained FPGA parallelism
- A typical kernel pipeline will consist of **hundreds** of stages
  - Hundreds of work-items executing concurrently in pipelined fashion



#### Example Pipeline for Vector Add

- On each cycle the portions of the pipeline are processing different threads
- While work-item 2 is being loaded, work-item 1 is being added, and workitem 0 is being stored

#### Example Workgroup with 8 work-items






# Channels / Pipes

Allows I/O-to-kernel and kernel-to-kernel communication without going through global memory

- Implemented with FIFOs by AOC
- Kernels have the ability to autorun if host interaction is not needed




See the Optimizing OpenCL™ instructor-led training or the best practices guide for more information



# Shared Virtual Memory (SVM)

Hosted Heterogeneous Platform with SVM

- Works over cache-coherent interfaces
- Allows use of pointer-based data types





## Agenda

Approaches to Parallel Programming

Data Sharing and Synchronization

Overview of OpenCL<sup>™</sup>

**OpenCL Platform and Host-side Software** 

**Executing OpenCL Kernels** 


Compiling software into circuits

The Intel<sup>®</sup> FPGA SDK for OpenCL<sup>™</sup>

Hands-on Example



#### Intel<sup>®</sup> FPGA SDK for OpenCL<sup>™</sup> Overview





# **SDK Components**

- Offline Compiler (AOC)
  - Translates your OpenCL<sup>®</sup> C kernel source file into an Intel<sup>®</sup> FPGA hardware image
- Host Libraries
  - Provides the OpenCL host API to be used by OpenCL host applications
- AOCL Utility
  - Perform various tasks related to the board, drivers, and compile process
- Software Requirements
  - Quartus<sup>®</sup> Prime tool with the appropriate devices
  - Licenses for the Intel FPGA SDK for OpenCL and Quartus tool
  - Generic C compiler for the host program



#### Software Requirements

- Operating system: 64-bit, Windows\* or Linux\* (RHEL\* or CentOS\*)
- Intel<sup>®</sup> FPGA SDK for OpenCL<sup>™</sup>, plus license
- Intel Quartus<sup>®</sup> Prime Software, plus license
  - For most boards, the Pro edition will be required
  - Appropriate devices installed
  - Same version as SDK
- C compiler
  - E.g. Microsoft\* Visual Studio\* or GCC\*
  - Needed to compile the host program
  - Able to compile and link 64-bit code (except when targeting a SoC host)




### Intel<sup>®</sup> FPGA Preferred Board for OpenCL<sup>™</sup>

- Intel FPGA Preferred Board for OpenCL
  - Available for purchase from preferred partners
  - Passes conformance testing
- Download and install Intel FPGA OpenCL compatible BSP from vendor
  - Supplies board information required by the offline compiler
  - Provides software layer necessary to interact with the host code including






### **SDK Compile Flow**






# Compiling the Host Program

- Use a conventional C compiler (Visual Studio\*/GCC\*)
- Add %INTELFPGAOCLSDKROOT%/host/include to your file search path
  - Recommended to use aocl compile-config
- Include CL/opencl.h in your source code
- Link to Intel<sup>®</sup> FPGA OpenCL<sup>™</sup> libraries
  - Link to libraries located in the %INTELFPGAOCLSDKROOT%/host/<OS>/lib directory
    - Recommended to use aocl link-config





# Compiling Kernels with the Offline Kernel Compiler

#### aoc --board <my board> <my kernel file>

Option	Description
help or -h	Help for the tool
-c	Creates .aoco object file and sets up a Quartus Prime hardware design project
board <board name=""></board>	Compile for the specified board
list-boards	Prints a list of available boards


- Compiles kernels for a specific board defined by a board support package
- Generates aocx and aoco files
- For detailed info on supported kernel constructs see the Intel<sup>®</sup> FPGA SDK for OpenCL<sup>™</sup> programming Guide

There are many other debugging, optimization, and build options.



## **OpenCL<sup>™</sup> Libraries**

Create libraries from RTL or OpenCL source and call those library functions from User OpenCL code



See the Intel® FPGA SDK for OpenCL Programming Guide for detailed examples

## Offline Compiler (aoc) Options

Option	Description
help or -h	Help for the tool
- V	Reports the progress of the compilation
report	Print area estimates to screen
- C	Creates .aoco object file and sets up a Quartus® Prime hardware design project
-g	Add debug data to reports.
-o <file></file>	Use to specify a non-default name for the output file
-I/-L <directory></directory>	Adds <directory> to header search path</directory>
-l <library.aoclib></library.aoclib>	Specify OpenCL™ library file
-D <name></name>	Defines a macro called <name></name>
board <board name=""></board>	Compile for the specified board
list-boards	Prints a list of available boards
-march=emulator	Create kernels that can be executed and debugged on the host PC without the board
profile	Enable profile support when generating aocx file




# Kernel Language Support

- Supports OpenCL<sup>™</sup> 1.0
  - Passed Khronos\* Conformance Testing Process
- Full description of the supported kernel language features is located in the Intel<sup>®</sup> FPGA SDK for OpenCL Programming Guide
- Built-in scalar data types supported as follows:
  - All integer types are supported, including 64-bit types
  - Single precision floating point is supported
  - Double precision floating point is supported
  - The half type is supported only in the add, subtract, and multiply operations.
- Built-in vector data types including three-element types supported



#### Intel<sup>®</sup> FPGA SDK for OpenCL<sup>™</sup> Design Flow






## **Execution Considerations**

- Ensure the .aocx file is available for host executable to read and send to clCreateProgramWithBinary
  - Kernels in the aocx file must match those called by the host
  - Allow the OpenCL<sup>™</sup> implementation to program the FPGA
- The timing of reading/writing tasks to/from the device memory is done on an as needed basis and not necessarily when those actions are enqueued onto the command queue
  - Consistent with the OpenCL specifications
- Many factors can affect FPGA accelerator performance
  - Memory bandwidth, caching scheme, workgroup size, etc
  - Please consult the best practices guide for more details



#### Kernel Development Flow and Tools





#### **Emulator**

#### Enable kernel functional debug on x86 systems

Quickly generate x86 executables that represent the kernel

aoc -march=emulator [-q] <kernel file>



- Debug support for
  - Standard OpenCL<sup>™</sup> syntax, Channels, Printf statements
  - Emulates one device at a time



### Emulating an OpenCL<sup>™</sup> Kernel Steps

- 1. Generate the .aocx file with aoc -march=emulator
  - Make sure the right board is used
- 2. Compile and link the host
- 3. Set Emulator Environment variable to your board
  - Same board option used when compiling the kernel

set CL CONTEXT EMULATOR DEVICE ALTERA=<board name>

4. Run the host program

c:\opencl>aoc -march=emulator conv.cl c:\opencl>dir host.exe conv.cl conv.aocx\ c:\opencl>host.exe running... Done!



#### **HTML** Report

Static report showing optimization, area, and architectural information

- Automatically generated with the object file (aoc -c)
  - Located in <kernel file folder>\reports\report.html
- Dynamic reference information to original source code
- Loop Analysis Optimization report
  - Information on how loops are implemented
- Area report
  - Detailed FPGA resource utilization by source code or system block
- Architectural viewer
  - Memory access implementation and kernel pipeline information



### Loop Analysis Optimization Report

- Static actionable feedback on pipeline status of loops in single work-item kernels
  - Shows loop carried dependencies and bottlenecks
- Shows loop unrolling status

C:\altera_trn\Opt_OCL\C ×	+			- 🗆 X
$\leftarrow$ $\rightarrow$ $\circlearrowright$ $ $ file;///	C:/altera_tm/Opt_0	OCL/OOCL_16_0/Ex1/s	ummation/reports/repo	$\operatorname{ort.html}^{\#}$ $\square \Leftrightarrow   = \mathbb{Z} \land \cdots$
HLD FPGA Reports (B	Beta) Viev	w reports+		:
Loops analysis		Show fu	lly unrolled loops	summation.cl 👻 🗙
	Pipelined	II Bottleneck	Details	1 //ACL Kennel
Block2 (summation.cl:12)	Yes	1 n/a		3kernel 4 void summation( 5 global const float *restrict input.
Block3 (summation.cl:14)	Yes	8 II	Data dependency	<pre>6</pre>
Details				×
Block3: II bottleneck due to data d • result (summation.c Largest critical path contr • 97%: Fadd Operatio	l:16) ibutor(s):			

137

#### Area Report


Generate detailed area utilization report of kernel code

Breakdown by source line available

HLD FPGA Reports (I	,											
Area report (source view)						summation.cl					•	>
(area utilization values ar						1 //ACL Kernel						
Notation file:X > file:V in	dicates a func	tion call on	line X was	inlined	using code on	2 3kernel						
line Y.						4 void summation 5 gl	( obal const fl	oat *	restri	ct inpu	t.	
	ALUTS	FFS	RAMS	DSPS	Details	6g1	obal float *r gned rows,					
PUNCTION OVELNEBU	13/6	1003	0	ø	. NETHER WIS		gned cols)					
Private Variable: - 'result' (summation.cl	:11) 104	194	0	0	• Implemente	10 - { 11 float resu	<pre>float result = 0; for (unsigned i = 0; i &lt; rows; i++) { for (unsigned j =0; j &lt; cols; j++) { result += input[i*cols+1];</pre>					
Private Variable: - 'i' (summation.cl:12)	8	69	0	0	• Implemente	15 - {						
Private Variable: - 'j' (summation.cl:14)	16	13	1	0	• Implemente	17 } 18 }						
\$ summation.cl:12	0	79	9	Θ	v	20 } 21						
· Juniocionici il												×
Details												
- 'j' (summation.cl:14)				-	• Implemente	18 } 19 *output - 20 }	result;					

#### Architectural Viewer


Displays kernel pipeline implementation and memory access implementation





#### Profiler

- Inserts counters and profiling logic into the HW design
- Dynamically reports the performance of kernels





## **Collecting and Viewing Profile Information**

- Compile kernel with aoc --profile option
- Run host application with generated aocx file
  - Performance counters will collect profile information
  - Host saves a profile.mon monitor description file to working directory
- View statistical data using the profiler GUI

aocl report <kernel file>.aocx profile.mon

### **Profiler Reports**

- Get runtime information about kernel performance
- Reports bottlenecks, bandwidth, saturation, and pipeline occupancy
  - At data access points

Board		pcie385n_d5	pcie385n_d5							
Global Mem	ory BW (MEMORY)		25600 MB/s	25600 MB/s						
Source Code	Kernel Execution matrixMul									
Line #	Source Code	Attributes	Stall%	Occupancy%	Bandwidth					
64	a <= aEnd;									
65	a += aStep, b += bStep) {									
66										
67	// Load the matrices from device memory									
68	// to shared memory; each thread loads									
69	// one element of each matrix									
70	AS(ty, tx) = A[a + uiWA * ty + tx];	0:global{MEMOR	Y},read 0: 2.93%	0:95.9%	0: 1398.5MB/s, 100.00%Efficiency					
71	BS(ty, tx) = B[b + uiWB * ty + tx];	0:global{MEMOR	Y},read 0: 0.08%	0: 95.9%	0: 10.1MB/s, 100.00%Efficiency					
72										
73	// Synchronize to make sure the matrices are loaded	0:	global{MEMORY},read							
74	barrier(CLK_LOCAL_MEM_FENCE);	Ca	che Hits: 99.9%							
75 76		No	n-aligned Accesses: 0.0%							
76	#pragma unroll	Me	mory site coalesced with oth	er memory sites.						
77	for (int k = 0; k < BLOCK_SIZE; ++k) {									
78	Csub += AS(ty, k) * BS(k, tx);	0:local,read	0: 0.0%	0: 95.9%	0:					
79	}									
80										
81	// Synchronize to make sure that the preceding									
82	// computation is done before loading two new									
83	// sub-matrices of A and B in the next iteration									
84	barrier(CLK_LOCAL_MEM_FENCE);									

Seurce Code Memory BW (MEMORY) 25600 MB/s Seurce Code Memory Seurce		and the second	-									
Source Code Marriel Execution matrixMul Device Id Kernel 0.00ms 41.45ms 82.80ms 124.34ms Device 0 Manoy Transfers Device 1 matrixMul Memory Transfers	Board						pcie385n	_d5				1
Device Id Kennel 0.00ms 41.45ms 82.90ms 124.34ms Device 0 Memory Transfers Device 1 matchul Device 1 Memory Transfers Device 1 Memory Transfers	Global Men	nory BW (MEMORY)					25600 MI	3/s				1
Device Id Kennel 0.00ms 41.45ms 82.90ms 124.34ms Device 0 Memory Transfers Device 1 matchul Device 1 Memory Transfers Device 1 Memory Transfers	Caurea Cada	Kamal Frankian makidt										
Dexce 0 matrixMul Memory Transfers										 		 
Vecco 0     maintolui       Vecco 1     maintolui       Vecco 1     maintolui       Vecco 1     Manno Transfers       Vecco 1     Manno Transfers	evice Id	Kernel			41.45	ims		82.90	ns		124.34ms	
Nevice 1 Memory Transfers	evice 0	matrixMul										- <b>-</b>
ievice 1 Memory Transfers	evice 0	Memory Transfers										
evice 1 Memory Copy (from device)	evice 1											
			-									
ewice 1 Memory Copy (to device)	evice 1	Memory Copy (to device)		1.1		1 1			1			 



# **OpenCL<sup>™</sup> Support is Everywhere**

- CPUs, GPUs, FPGAs, mobile devices
- List of conformant products
  - <u>http://www.khronos.org/conformance/adopters/conformant-products#topencl</u>
- Short list of OpenCL adopters
  - Intel
  - ARM
  - Qualcomm
  - NVIDIA



# Benefits of OpenCL<sup>™</sup> on FPGAs



#### Productivity

- Shorter development time and faster time to market
- Shorter architecture and design exploration time
- Portability across multiple devices



#### Performance

- CPU offload of computationally intensive applications
- Compiler and runtime routines can distribute the workloads



#### Performance per watt

- FPGA fabric flexibility
- Generate custom hardware for your kernel



## Getting Started with Intel<sup>®</sup> FPGA OpenCL<sup>™</sup> SDK

Resources	Where to find them
Intel PSG OpenCL Website	http://www.altera.com/opencl
Intel PSG OpenCL Dev Zone Videos, Examples, Trainings, Board Partners Optimization Techniques (SHA-1) Optimization Techniques (Image Processing)	http://www.altera.com/products/design-software/embedded-software- developers/opencl/developer-zone.html https://www.altera.com/opencl-optimization-sha1 https://www.altera.com/opencl-image-processing-optimization
Instructor-Led Training Parallel Computing with OpenCL - 1 day Optimization of OpenCL for FPGAs – 2 days Developing a Custom BSP – 1 day	https://www.altera.com/support/training/catalog.html http://www.altera.com/education/training/courses/IOPNCL110 http://www.altera.com/education/training/courses/IOPNCL210 http://www.altera.com/education/training/courses/IOPNCLBSP
Free On-Line Training Intro to Parallel Computing with OpenCL Writing OpenCL Programs for FPGAs Running OpenCL on FPGAs Single-Threaded vs Multi-Threaded Kernels Building Custom Platforms for FPGAs	http://www.altera.com/education/training/courses/OOPNCL100 http://www.altera.com/education/training/courses/OOPNCL300 http://www.altera.com/education/training/courses/OOPNCL300 http://www.altera.com/education/training/courses/OOPNCLKERN http://www.altera.com/education/training/courses/OOPNCLCSTBOARD



## **OpenCL<sup>™</sup> References**

- Intel<sup>®</sup> FPGA OpenCL collateral <u>https://www.intel.com/content/www/us/en/software/programmable/sdk-for-opencl/overview.html</u>
- Demos and Design Examples
  - Intel FPGA SDK for OpenCL Getting Started Guide
  - Intel FPGA SDK for OpenCL Programming Guide
  - Intel FPGA SDK for OpenCL Best Practices Guide
  - Free Intel FPGA OpenCL Online Trainings
- Khronos\* Group OpenCL Page <u>https://www.khronos.org/opencl/</u>
- OpenCL Reference Card <a href="http://www.khronos.org/files/opencl-quick-reference-card.pdf">http://www.khronos.org/files/opencl-quick-reference-card.pdf</a>




### Agenda


- Approaches to Parallel Programming
- Data Sharing and Synchronization
- Overview of OpenCL<sup>™</sup>
- **OpenCL Platform and Host-side Software**
- **Executing OpenCL Kernels**
- Compiling software into circuits
- The Intel<sup>®</sup> FPGA SDK for OpenCL<sup>™</sup>
- Hands-on Example



#### Joint Laboratory for System Evaluation (JLSE)



# JLSE: Ruth Nallatech<sup>®</sup> 385A FPGA Accelerator Card with Intel<sup>®</sup> Arria<sup>®</sup> 10 FPGA





#### Hands-on Example (running on JLSE) Part A: set up the env and copy the lab files

- 1. Login to a shell on JLSE:
  - \$ ssh login.jlse.anl.gov
- Please submit for an interacive queue so that we don't tie up resources on the jlse login node. E.g.:
   \$ qsub -q gomez (or it or skylake\_8180 -- some queue you have access to) -I -t 120 -n 1
- If you do not wish to work out of your home directory, cd into another directory. E.g.
   \$ mkdir atpesc\_lab
  - \$ cd atpesc\_lab
- Obtain the lab files from my home directory and cd into that directory:
   \$ cp -r /home/jmoawad/fpga opencl trn/.
  - \$ cd fpga\_opencl\_trn
- 5. Source the environment setup script:
  - \$ source aoc-env.sh

Note that this is a slightly modified version of /soft/fpga/altera/pro/18.0.0.219/aocenv.sh which sets the environment to use the OpenCL emulator rather than an FPGA board



#!/bin/bash

TOPDIR=/soft/fpga/altera

```
export QUARTUS_ROOTDIR="$TOPDIR/pro/18.0.0.219"
#export AOCL_BOARD_PACKAGE_ROOT=${QUARTUS_ROOTDIR}/hld/board/nalla_pcie
export AOCL_BOARD_PACKAGE_ROOT=${QUARTUS_ROOTDIR}/hld/board/a10_ref
export CL_CONTEXT_EMULATOR_DEVICE_INTELFPGA=a10gx
```

#

# COMMON

#

```
export INTELFPGAOCLSDKROOT=${QUARTUS_ROOTDIR}"/hld"
```

```
export PATH="$QUARTUS_ROOTDIR"/quartus/linux64/jre64/bin:$PATH
export PATH=$PATH:"$QUARTUS_ROOTDIR"/bin:"$INTELFPGAOCLSDKROOT"/linux64/bin
export PATH=$PATH:"$INTELFPGAOCLSDKROOT"/bin
export PATH=$PATH:"$QUARTUS_ROOTDIR"/quartus/bin
# for HLS
export QUARTUS_ROOTDIR_OVERRIDE=$QUARTUS_ROOTDIR/quartus
export PATH=$PATH:"$QUARTUS_ROOTDIR"/quartus/sopc_builder/bin/ # for qsys-script
export PATH=$PATH:"$QUARTUS_ROOTDIR"/quartus/sopc_builder/bin/ # for qsys-script
export PATH=$PATH:"$QUARTUS_ROOTDIR"/modelsim_ase/linuxaloem/ # for vsim
```

export LD\_LIBRARY\_PATH=\${LD\_LIBRARY\_PATH}:"\$INTELFPGAOCLSDKROOT"/linux64/lib export LD\_LIBRARY\_PATH=\${LD\_LIBRARY\_PATH}:"\$INTELFPGAOCLSDKROOT"/host/linux64/lib recommondelsDutionsORARY\_PATH=\${LD\_LIBRARY\_PATH}:\${AOCL\_BOARD\_PACKAGE\_ROOT}/linux64/lib



#### Hands-on Example (running on JLSE) Part B: compile a single work-item kernel

- 1. Change directories into the *OpenCL\_single* directory. Here we have a simple OpenCL example showing a single work-item kernel:
  - \$ cd OpenCL\_single
- Change directories into the *device* directory where our OpenCL kernel code resides:
   \$ cd device
- 3. Compile the kernel SimpleKernel.cl by executing the following command:
  - \$ aoc -v -march=emulator SimpleKernel.cl
- Double check the kernel compiled successfully. You should now have a \*.aocx file which is the kernel executable FPGA image:
   \$ 1s

SimpleKernel/ SimpleKernel.aoco SimpleKernel.aocr SimpleKernel.aocx

# SimpleKernel.cl



### Hands-on Example (running on JLSE) Part C: compile and execute the host application

- Change directory into the folder containing our main() c++ source project for the host:
   \$ cd ../host/
- 2. List the directory files and you should see 3 source files and a Makefile: \$ 1s main.cpp Makefile utility.cpp utility.h
- 3. Compile the software using a make command:\$ make
- 4. Run the executable that was just created:
  - \$ ./SimpleOpenCLApp



#### Hands-on Example (running on JLSE) Part D: compile a NDRange kernel

- 1. Change directories into the *OpenCL\_ndrange* directory. Here we have a simple OpenCL example showing a single work-item kernel:
  - \$ cd ../../OpenCL\_ndrange
- Change directories into the *device* directory where our OpenCL kernel code resides:
   \$ cd device
- 3. Compile the kernel SimpleKernel.cl by executing the following command:
  - \$ aoc -v -march=emulator SimpleKernel.cl
- 4. Double check the kernel compiled successfully. You should now have a \*.aocx file which is the kernel executable FPGA image:
   \$ 1s

SimpleKernel/ SimpleKernel.aoco SimpleKernel.aocr SimpleKernel.aocx

# SimpleKernel.cl

//OpenCL AOC NDRange Kernel \_\_kernel void my\_kernel (\_\_global float \* restrict a, \_\_global float \* restrict b, \_\_global float \* restrict x) {

```
size_t i = get_global_id(0);
x[i] = a[i] * b[i];
```

### Hands-on Example (running on JLSE) Part E: compile and execute the host application

- Change directory into the folder containing our main() c++ source project for the host:
   \$ cd ../host/
- 2. List the directory files and you should see 3 source files and a Makefile: \$ 1s main.cpp Makefile utility.cpp utility.h
- 3. Compile the software using a make command:\$ make
- 4. Run the executable that was just created:
  - \$ ./SimpleOpenCLApp





Today we used targeted our OpenCL kernel to the emulator. To target an actual FPGA card, there is a Nallatech 385A with Intel Arria 10 on "Ruth". The queue name is fpga\_385a

\$ qsub -q fpga\_385a -I -t 120 -n 1

Launch aoc without the emulator flag. Adding the -report flag will generate the html report.

\$ aoc -v -report SimpleKernel.cl



# Follow on by using design examples

#### Design examples available:

- 1D FFT <u>https://www.intel.com/content/www/us/en/programmable/support/support-</u> resources/design-examples/design-software/opencl/fft-1d.html
- 2D FFT <u>https://www.intel.com/content/www/us/en/programmable/support/support-resources/design-examples/design-software/opencl/fft-2d.html</u>
- Finite Difference Computation

https://www.intel.com/content/www/us/en/programmable/support/support-resources/designexamples/design-software/opencl/fdtd-3d.html

• Many others at <a href="https://www.intel.com/content/www/us/en/programmable/products/design-software/embedded-software-developers/opencl/developer-zone.html#design-examples">https://www.intel.com/content/www/us/en/programmable/products/design-software/embedded-software-developers/opencl/developer-zone.html#design-examples</a>



#### **OpenCL** results with HLD Stratix 10 compiler

#### Designs

- Compiled directly from OpenCL source code available internally
- Functionally equivalent source code used to compile for A10 and S10

#### Fmax

- Max achieved among several seeds when compiled through OpenCL flow on a pre-release candidate build (RC2)
- Targeting the reference S10 BSP for the -1 GX 280 production silicon

#### Scaling

Increase in design capability against a compile of the source code for A10. For matrix multiplication, backprojection and gzip, this is an increase in throughput, between a projection of the S10 performance (accounting for the fmax measurement and assuming a -1 BSP platform) and a measurement of the A10 performance (on the existing reference -1 0.95V platform). For FFT, it is an increase in the number of design points possible due to the device size

#### Devkit demo

• Design performance as measured in hardware on the Stratix10 GX H-tile development kit, which uses an early silicon -2 speed grade GX280 part

#### Continued on next slide



#### S10 vs A10 fmax (-2) graph

- HLD QoR set (see above)
  - Same designs have been used for both data points
- Both data points targeted the same device (-2 production part) and have been compiled with the same 18.0 pre-release candidate
  - A10 targeted the reference BSP, retargeted to a -2 production part 0.9V
  - 18.0 used a pre-release candidate and targeted a -2 production part 0.9V

