

#### Adaptive Linear Solvers and Eigensolvers

#### Jack Dongarra

University of Tennessee Oak Ridge National Laboratory University of Manchester

Copy of slides at http://bit.ly/atpesc-2018-dongarra

1

7/27/18



• Common Operations

$$Ax = b; \quad \min_{x} ||Ax - b||; \quad Ax = \lambda x$$

- A major source of large dense linear systems is problems involving the solution of boundary integral equations.
  - The price one pays for replacing three dimensions with two is that what started as a sparse problem in  $O(n^3)$  variables is replaced by a dense problem in  $O(n^2)$ .
- Dense systems of linear equations are found in numerous other applications, including:
  - airplane wing design;
  - radar cross-section studies;
  - flow around ships and other off-shore constructions;
  - diffusion of solid bodies in a liquid;
  - noise reduction; and
- $_{7/27/18}$  diffusion of light through small particles<sub>2</sub>



#### Existing Math Software - Dense LA

_1	DIRECT SOLVERS	License	Support	1	Гуре	I	anguag	;e		Mode		Dense	Sp	arse Dir	rect		arse ative	Sp Eiger	arse nvalue	Last release date
				Real	Complex	F77/ F95	С	C++	Shared	Accel.	Dist		SPD	SI	Gen	SPD	Gen	Sym	Gen	
0	Chameleon	CeCILL-C	See authors	х	x		X		x	С	М	X								2014-04-15
		<u>BSD</u>	yes	X	X		X		X	C	Μ	X								2014-04-14
1	Eigen	<u>Mozilla</u>	yes	X	X			X	X			X	X		X	X	X			2015-01-21
I	Elemental	New BSD	yes	X	X			X			Μ	X	X	X	X					2014-11-08
1	ELPA	LGPL	yes	X	X	F90	X		X		Μ	X								2015-05-29
1	FLENS	BSD	yes	X	X			X	X			X								2014-05-11
1	nmat-oss	<u>GPL</u>	yes	X	X	X	X	X	X			X			X					2015-03-10
1	LAPACK	BSD	yes	X	X	X	X		X			X								2013-11-26
1	LAPACK95	BSD	yes	X	X	X			X			X								2000-11-30
1	ibflame	New BSD	yes	X	X	Х	X		X			X								2014-03-18
1	MAGMA	<u>BSD</u>	yes	x	x	х	x		x	C/O/X		x				x	x	x		2015-05-05
1	NAPACK	BSD	yes	Х		X			X			X				X		X		?
I	PLAPACK	LGPL	yes	X	X	X	X				Μ	X								2007-06-12
1	PLASMA	<u>BSD</u>	yes	X	X	X	X		X			X								2015-04-27
I	rejtrix	by-nc-sa	yes	X				X	X			X				Р	Р			2013-10-01
5	ScaLAPACK	<u>BSD</u>	yes	X	X	X	X				M/P	X								2012-05-01
1	<u>Frilinos/Pliris</u>	<u>BSD</u>	yes	X	X		X	X			Μ	X								2015-05-07
1	ViennaCL	<u>MIT</u>	<u>yes</u>	x				x	x	C/O/X		x				x	x	x	x	2014-12-11

http://www.netlib.org/utk/people/JackDongarra/la-sw.html

7/27/18

LINPACK, EISPACK, LAPACK, ScaLAPACK
 > PLASMA, MAGMA
 <sup>3</sup>



- We are interested in developing Dense Linear Algebra Solvers
- Retool LAPACK and ScaLAPACK for multicore and hybrid architectures



## 50 Years Evolving SW and Alg

J. H. Wilkinson C. Reinsch Linear Algebra

**Tracking Hardware Developments** 

Software/Algorithms follow hardware evolution in time EISPACK (1970's) Rely on (Translation of Algol) - Fortran, but row oriented LINPACK (1980's) Rely on - Level-1 BLAS operations (Vector operations - Column oriented L A P A C R L A P A C R L A P A C R L A P A C R L A P A C R L A P A C R LAPACK (1990's) Rely on (Blocking, cache friendly) - Level-3 BLAS operations ScaLAPACK (2000's) Rely on (Distributed Memory) - PBLAS Mess Passing PLASMA (2010's) Rely on New Algorithms - DAG/scheduler (many-core friendly) - block data layout - some extra kernels SLATE (2020's) Rely on C++ - Tasking DAG scheduling - Tiling, but tiles can come from anywhere - Batched Dispatch

# What do you mean by performance?

- What is a xflop/s?
  - > xflop/s is a rate of execution, some number of floating point operations per second.
    - > Whenever this term is used it will refer to 64 bit floating point operations and the operations will be either addition or multiplication.

> Tflop/s refers to trillions ( $10^{12}$ ) of floating point operations per second and


> Pflop/s refers to 10<sup>15</sup> floating point operations per second.

#### • What is the theoretical peak performance?


- > The theoretical peak is based not on an actual performance from a benchmark run, but on a paper computation to determine the theoretical peak rate of execution of floating point operations for the machine.
- > The theoretical peak performance is determined by counting the number of floating-point additions and multiplications (in full precision) that can be completed during a period of time, usually the cycle time of the machine.
- For example, an Intel Skylake processor at 2.1 GHz can complete 32 floating point operations per cycle per core or a theoretical peak performance of 67.2 GFlop/s per core or 1.61 Tflop/s for the socket of 24 cores.



## Peak Performance - Per Core




#### **CPU Access Latencies in Clock Cycles**



## Memory transfer


• One level of memory model on my laptop:



The model IS simplified (see next slide) but it provides an upper bound on performance as well. I.e., we will never go faster than what the model predicts. (And, of course, we can go slower ... )

7/27/18

## FMA: fused multiply-add



Note: It is reasonable to expect the one loop codes shown here to perform as well as their Level 1 BLAS counterpart (on multicore with an OpenMP pragma for example).

The true gain these days with using the BLAS is (1) Level 3 BLAS, and (2) portability.

• Take two double precision vectors x and y of size n=375,000.



- Data size:
  - ( 375,000 double ) \* ( 8 Bytes / double ) = 3 MBytes per vector

(Two vectors fit in cache (6 MBytes). OK.)

- Time to move the vectors from memory to cache:
   ( 6 MBytes ) / ( 25.6 GBytes/sec ) = 0.23 ms
- Time to perform computation of DOT:
   (2n flops) / (56 Gflop/sec) = 0.013 ms

#### **Vector Operations**


#### total\_time $\geq$ max ( time\_comm , time\_comp ) = max ( 0.23ms , 0.01ms ) = 0.23ms

Performance = (2 x 375,000 flops)/.23ms = 3.2 Gflop/s


#### Performance for DOT ≤ 3.2 Gflop/s Peak is 56 Gflop/s

We say that the operation is communication bounded. No reuse of data.

## Level 1, 2 and 3 BLAS



• Double precision matrix A and vectors x and y of size n=860.



• Data size:

- ( $860^2 + 2*860$  double) \* (8 Bytes / double) ~ 6 MBytes Matrix and two vectors fit in cache (6 MBytes).

- Time to move the data from memory to cache:
  - ( 6 MBytes ) / ( 25.6 GBytes/sec ) = 0.23 ms
- Time to perform computation of GEMV:
  - ( 2n<sup>2</sup> flops ) / ( 56 Gflop/sec ) = 0.026 ms

#### Matrix - Vector Operations

#### total\_time $\geq$ max ( time\_comm , time\_comp ) = max ( 0.23ms , 0.026ms ) = 0.23ms

Performance = (2 x 860<sup>2</sup> flops)/.23ms = 6.4 Gflop/s


#### **Performance for GEMV ≤ 6.4 Gflop/s**

Performance for DOT ≤ 3.2 Gflop/s

Peak is 56 Gflop/s

We say that the operation is communication bounded. Very little reuse of data.

• Take two double precision vectors x and y of size n=500.



• Data size:

- ( 500<sup>2</sup> double ) \* ( 8 Bytes / double ) = 2 MBytes per matrix
( Three matrices fit in cache (6 MBytes). OK.)

• Time to move the matrices in cache:

- ( 6 MBytes ) / ( 25.6 GBytes/sec ) = 0.23 ms


Time to perform computation in GEMM:
 – (2n<sup>3</sup> flops) / (56 Gflop/sec) = 4.5 ms


#### Matrix Matrix Operations

If we assume total\_time ≈ time\_comm +time\_comp, we get Performance for GEMM ≈ 55.5 Gflop/sec

Performance for DOT ≤ 3.2 Gflop/s Performance for GEMV ≤ 6.4 Gflop/s

(Out of 56 Gflop/sec possible, so that would be 99% peak performance efficiency.)






1 core Intel Haswell i7-4850HQ, 2.3 GHz, Memory: DDR3L-1600MHz 6 MB shared L3 cache, and each core has a private 256 KB L2 and 64 KB L1. The theoretical peak per core double precision is 56 Gflop/s per core. Compiled with gcc and using Veclib

#### Issues

- Reuse based on matrices that fit into cache.
- What if you have matrices bigger than cache?


#### Issues

- Reuse based on matrices that fit into cache.
- What if you have matrices bigger than cache?
- Break matrices into blocks or tiles that will fit.



7/27/18


#### LU Factorization in LINPACK (1970's)




- Factor one column at a time
  - i\_amax and \_scal
- Update each column of trailing matrix, one column at a time vectorized or
  - \_ахру
- Level 1 BLAS

21

- Bulk synchronous
  - Single main thread
  - Parallel work in BLAS
- "Fork-and-join" model




# The Standard LU Factorization LAPACK 1980's HPC of the Day: Cache Based SMP




- Factor panel of *n*<sup>b</sup> columns
  - getf2, unblocked BLAS-2 code
- Level 3 BLAS update block-row of U
  - trsm
- Level 3 BLAS update trailing matrix
  - gemm
  - Aimed at machines with cache hierarchy
- Bulk synchronous

22



#### • Most flops in gemm update

- 2/3 n<sup>3</sup> term
- Easily parallelized using multi-threaded BLAS
- Done in any reasonable software
- Other operations lower order
  - Potentially expensive if not parallelized



# Last Generations of DLA Software

Software/Algo	orithms follow hardware e	evolution in time
LINPACK (70's) (Vector operations)		Rely on - Level-1 BLAS operations
LAPACK (80's) (Blocking, cache friendly)		Rely on - Level-3 BLAS operations
ScaLAPACK (90's) (Distributed Memory)		Rely on - PBLAS Mess Passing
	2D Block Cyclic Lavout	

2D	Block	Cyclic	Layout	

Matrix point of view								Processor point of view													
0	2	2	4	0	2	4	0	2	4		0	0	0	][	2	2	2		4	4	4
1	][3		5	1	3	5	1	3	5		0	0	0		2	2	2	lĿ	4	4	4
0	2	2	4	0	2	4	0	2	4		0	0	0		2	2	2	llH	4	4	4
1	3	3	5	1	3	5	1	3	5		0	0	0		2	2	2	lŀ	4	4	4
0	2	2	4	0	2	4	0	2	4		0	0	0		2	2	2	Ľ	4	4	4
1	3	3	5	1	3	5	1	3	5		1	1	1		3	3	3	ſ	5	5	5
0	2	2	4	0	2	4	0	2	4		1	1	1		3	3	3		5	5	5
1	3	3	5	1	3	5	1	3	5		1	1	1		3	3	3	IН	5	5	5
0	2	2	4	0	2	4	0	2	4		1	1	1	I	3	3	3	Ľ	5	5	5

7/27/18

# ScaLAPACK

#### Scalable Linear Algebra PACKage



- Distributed memory
- Message Passing
  - Clusters of SMPs
  - Supercomputers
- Dense linear algebra
- Modules
  - PBLAS: Parallel BLAS


– BLACS: Basic Linear Algebra Communication Subprograms

Advanc


# PBLAS


- Similar to BLAS in functionality and naming
- Built on BLAS and BLACS
- Provide global view of matrix
- LAPACK: dge (m, n, A(ia, ja), lda, ...) – Submatrix offsets implicit in pointer
  ScaLAPACK: pdge (m, n, A, ia, ja, descA, ... – Pass submatrix offsets and matrix descriptor


#### ScaLAPACK structure





#### ScaLAPACK routine, solve AX = B













## Parallelism in ScaLAPACK

- Similar to LAPACK
- Bulk-synchronous
- Most flops in gemm update
  - -2/3 n<sup>3</sup> term
  - Can use sequential BLAS, p x q = # cores = # MPI processes, num\_threads = 1
  - Or multi-threaded BLAS,
    - p x q = # nodes = # MPI processes, num\_threads = # cores/node



# Synchronization (in LAPACK)






### Dataflow Based Design

- Objectives
  - High utilization of each core
  - Scaling to large number of cores
  - Synchronization reducing algorithms
- Methodology


Cores

- Dynamic DAG scheduling
- Explicit parallelism
- Implicit communication
- Fine granularity / block data layout
- Arbitrary DAG with dynamic scheduling




Time

35




#### Tile algorithms: Cholesky







## Track dependencies - Directed acyclic graph (DAG)



Fork-join schedule on 4 cores with artificial synchronizations




Reorder without synchronizations








max: 822.82






PLASMA squeezes out idle time




41






- Added with OpenMP 3.0 (2009)
- Allows parallelization of irregular problems
- OpenMP 4.0 (2013) Tasks can have
  - dependencies
  - DAGs



# Tiled Cholesky Decomposition






## Algorithms


Cholesky

#### PLASMA\_[scdz]potrf[\_Tile][\_Async]()

- <u>Algorithm</u>
  - equivalent to LAPACK




- <u>Numerics</u>
  - same as LAPACK
- <u>Performance</u>
  - comparable to vendor on few cores
  - much better than vendor on many cores



7/27/18




#### PLASMA – Inverse of the Variance-Covariance Matrix



sync: 770 Gflop/s



#### PLASMA – Inverse of the Variance-Covariance Matrix



## **Emerging software solutions**


#### · PLASMA

48

- Tile layout & algorithms
- Dynamic scheduling OpenMP 4

#### • MAGMA

- Hybrid multicore + accelerator (GPU, Xeon Phi)
- Block algorithms (LAPACK style)
- Standard layout/Static scheduling




# API for Batching BLAS Operations

- We are proposing, as a community standard, an API for Batched Basic Linear Algebra Operations
- The focus is on multiple independent BLAS operations
  - Think "small" matrices (n<500) that are operated on in a single routine.
- Goal to be more efficient and portable for multi/manycore & accelerator systems.
- We can show 2x speedup and 3x better energy efficiency.

49 / 57

#### Level 1, 2 and 3 BLAS


18 cores Intel Xeon Gold 6140 (Skylake), 2.3 GHz, Peak DP = 1325 Gflop/s




# Machine Learning in Computational Science

Many fields are beginning to adopt machine learning to augment modeling and simulation methods

- Climate
- Biology
- Drug Design
- Epidemology
- Materials
- Cosmology
- High-Energy Physics









## **Deep Learning Needs Small Matrix Operations**

Matrix Multiply is the time consuming part.

Convolution Layers and Fully Connected Layers require matrix multiply


There are many GEMM's of small matrices, perfectly parallel, can get by with 16-bit floating point






#### Need of Batched routines for Numerical LA


[ e.g., sparse direct multifrontal methods, preconditioners for sparse iterative methods, tiled algorithms in dense linear algebra, etc.; ] [ collaboration with Tim Davis at al., Texas A&M University]



## **Standard for Batched Computations**

- Define standard API for batched BLAS and LAPACK in collaboration with Intel/Nvidia/ECP/other users
- Fixed size most of BLAS and LAPACK released
- Variable size most of BLAS released
- Variable size LAPACK in the branch
- Native GPU algorithms (Cholesky, LU, QR) in the branch
- Tiled algorithm using batched routines on tile or LAPACK data layout in the branch
- Framework for Deep Neural Network kernels
- CPU, KNL and GPU routines
- FP16 routines in progress






### **Batched Computations**

## 1. Non-batched computation

• **loop over the matrices one by one** and compute using multithread (note that, since matrices are of small sizes there is not enough work for all the cores). So we expect low performance as well as threads contention might also affect the performance







## **Batched Computations**


## 1. Batched computation

Distribute all the matrices over the available resources by assigning a matrix to each group of core/TB to operate on it independently


- For very small matrices, assign a matrix/core (CPU) or per TB for GPU
- For medium size a matrix go to a team of cores (CPU) or many TB's (GPU)
- For large size switch to multithreads classical 1 matrix per round.








### Batched Computations: How do we design and optimize




### Batched Computations: How do we design and optimize



## EEE 754 Half Precision (16-bit) Floating Pt Standard

A lot of interest driven by "machine learning"



	AMD Radeon Instinct			
	Instinct MI6	Instinct MI8	Instinct MI25	
Memory Type	16GB GDDR5	4GB HBM	"High Bandwidth Cache and Controller"	
Memory Bandwidth	224GB/sec	512GB/sec	?	
Single Precision	5.7 TELOPS	8.2 TELOPS	12.5 TFLOPS	
(FP32) Half Precision (FP16)	5.7 TFLOPS	8.2 TFLOPS	25 TFLOPS	
TDP	<150W	<175W	<300₩	
Cooling	Passive	Passive (SFF)	Passive	
GPU	Polaris 10	Fiji	Vega	
Manufacturing Process	GloFo 14nm	TSMC 28nm	?	


GPU PERF	ORMAN		ARISON
	P100	V100	Natio
DL Training FP16	10 TFLOPS	120 TFLOPS	12x
DL Inferencing FP16	21 TFLOPS	120 TFLOPS	6x
FP64/FP32	5/10 TFLOPS	7.5/15 TFLOPS	1.5x
HBM2 Bandwidth	720 GB/s	900 GB/s	1.2x
STREAM Triad Perf	557 GB/s	855 GB/s	1.5x
NVLink Bandwidth	160 GB/s	300 GB/s	1.9x
L2 Cache	4 MB	6 MB	1.5x
L1 Caches	1.3 MB	10 MB	7.7x



Today many precisions to deal with

Туре	Size	Range	$u = 2^{-t}$
half	16 bits	10 <sup>±5</sup>	$2^{-11}\approx 4.9\times 10^{-4}$
single double	32 bits 64 bits	10 <sup>±38</sup> 10 <sup>±308</sup>	$\begin{array}{l} 2^{-24} \approx 6.0 \times 10^{-8} \\ 2^{-53} \approx 1.1 \times 10^{-16} \end{array}$
quadruple	128 bits	10 <sup>±4932</sup>	$2^{-113}\approx9.6\times10^{-35}$

 Note the number range with half precision (16 bit fl.pt.)




7/27/18







- 64 bit floating point (FMA): 7.5 Tflop/s
- 32 bit floating point (FMA): 15 Tflop/s
- 16 bit floating point (FMA): 30 Tflop/s
- 16 bit floating point with Tensor core: 120 Tflop/s




# **VOLTA TENSOR OPERATION**




Also supports FP16 accumulator mode for inferencing






#### Study of the Matrix Matrix multiplication kernel on Nvidia V100



#### Study of the Matrix Matrix multiplication kernel on Nvidia V100



dgemm achieve about 6.4 Tflop/s sgemm achieve about 14 Tflop/s hgemm achieve about 27 Tflop/s Tensor cores gemm reach about 85 Tflop/s

Matrix matrix multiplication GEMM

+β


В

С

 $= \alpha | A$ 

С

#### Study of the Matrix Matrix multiplication kernel on Nvidia V100




dgemm achieve about 6.4 Tflop/s sgemm achieve about 14 Tflop/s hgemm achieve about 27 Tflop/s Tensor cores gemm reach about 85 Tflop/s

Matrix matrix multiplication GEMM


 $C = \alpha \quad A \quad B \quad + \beta \quad C$ 

#### Study of the rank k update used by the LU factorization algorithm on Nvidia V100



 In LU factorization need matrix multiple but operations is a rank-k update computing the Schur complement

	=		+	×		
--	---	--	---	---	--	--



## Leveraging half precision for HPC Mixed Precision Methods

- Mixed precision, use the lowest precision required to achieve a given accuracy outcome
  - Improves runtime, reduce power consumption, lower data movement
  - Reformulate to find correction to solution, rather than solution;  $\Delta x$  rather than x.

$$x_{i+1} = x_i - \frac{f(x_i)}{f'(x_i)}$$
$$x_{i+1} - x_i = -\frac{f(x_i)}{f'(x_i)}$$

#### **Use Mixed Precision algorithms**

 $\rightarrow$  Achieve higher performance  $\rightarrow$  faster time to solution

➢Reduce power consumption reduce power consumption by decreasing the execution time → Energy Savings !!!

Reference:

A. Haidar, P. Wu, S. Tomov, J. Dongarra,

Investigating Half Precision Arithmetic to Accelerate Dense Linear System Solvers,


SC-17, ScalA17: 8th Workshop on Latest Advances in Scalable Algorithms for Large-Scale Systems, ACM, Denver, Colorado, November 12-17, 2017.


Idea: use low precision to compute the expensive flops (LU  $O(n^3)$ ) and then iteratively refine the solution in order to achieve the FP64 arithmetic


U = lu(A) = U\(L\b) = b - Ax		lower precision lower precision FP64 precision	O(n <sup>3</sup> ) O(n <sup>2</sup> ) O(n <sup>2</sup> )
HILE    r    not small enough			
1. find a correction "z" to adjust x that satisfy Az=r			
solving Az=r could be done by either:			
> z = U (L r)	Classical Iterative Refinement	lower precision	O(n <sup>2</sup> )
GMRes preconditioned by the LU to solve Az=r	Iterative Refinement using GMRes	lower precision	O(n <sup>2</sup> )
2. $x = x + z$		FP64 precision	<b>O(n</b> <sup>1</sup> )
3. r = b - Ax		FP64 precision	O(n <sup>2</sup> )
JD Higham and Carson showed can solve the inner problem w	ith iterative method and not infect the solution		
rightin and carson showed can solve the inner problem w	the full of the field and not infect the solution		


> It can be shown that using this approach we can compute the solution to 64-bit floating point precision.

> Need the original matrix to compute residual (r) and matrix cannot be too badly conditioned












Flops =  $2n^3/(3 \text{ time})$ meaning twice higher is twice faster


- solving Ax = b using FP64 LU
- solving Ax = b using FP32 LU and iterative refinement to achieve FP64 accuracy
- solving Ax = b using FP16 LU and iterative refinement to achieve FP64 accuracy


Matrices generated with positive  $\lambda$  and arithmetic distribution of its singular values  $\sigma_i = 1 - (\frac{i-1}{n-1})(1 - \frac{1}{cond})$  and where its condition number is equal to  $10^2$ .












Flops =  $2n^3/(3 \text{ time})$ meaning twice higher is twice faster

- solving Ax = b using FP64 LU
- solving Ax = b using FP32 LU and iterative refinement to achieve FP64 accuracy
- solving Ax = b using FP16 LU and iterative refinement to achieve FP64 accuracy


Matrices generated with positive  $\lambda$  and clustered distribution of its singular values  $\sigma_i = (1, \dots, 1, \frac{1}{cond})$  and where its condition number is equal to  $10^2$ .




Flops = 2n<sup>3</sup>/(3 time) meaning twice higher is twice faster


- solving Ax = b using FP64 LU
- solving Ax = b using FP32 LU and iterative refinement to achieve FP64 accuracy
- solving Ax = b using FP16 LU and iterative refinement to achieve FP64 accuracy
- solving Ax = b using FP16 Tensor Cores LU and iterative refinement to achieve FP64 accuracy

Matrices generated with positive  $\lambda$  and clustered distribution of its singular values  $\sigma_i = (1, \dots, 1, \frac{1}{cond})$  and where its condition number is equal to  $10^2$ .





### Leveraging Half Precision in HPC Power awareness







#### Leveraging Half Precision in HPC Power awareness Mixed precision techniques can provide a large gain in energy efficiency






#### Leveraging Half Precision in HPC Power awareness Mixed precision techniques can provide a large gain in energy efficiency





### Leveraging Half Precision in HP Power awareness



Problem generated with an arithmetic distribution of the singular values  $\sigma_i = 1 - (\frac{i-1}{n-1})(1 - \frac{1}{cond})$  and positive eigenvalues.

Mixed precision techniques can provide a large gain in energy efficiency

Performance poev arith cond 100

 Power consumption of the FP64 algorithm to solve Ax=b for a matrix of size 34K, it achieve 5.5 Tflop/s and requires about 2021 joules providing about 14 Gflops/Watts.

8

6

44<l

3

2

n

- Power consumption of the mixed precision FP32→64 algorithm to solve Ax=b for a matrix of size 34K, it achieve 10.7 Tflop/s and requires about 1041 joules providing about 30 Gflops/Watts.
- Power consumption of the mixed precision FP16→64 algorithm to solve Ax=b for a matrix of size 34K, it achieve 16.8 Tflop/s and requires about 609 joules providing about 48 Gflops/Watts.
- Power consumption of the mixed precision FP16→64 TC algorithm using Tensor Cores to solve Ax=b for a matrix of size 34K, it achieve 24 Tflop/s and requires about 470 joules providing about 74 Gflops/Watts.



### Critical Issues at Peta & Exascale for Algorithm and Software Design

- Synchronization-reducing algorithms
  - Break Fork-Join model
- Communication-reducing algorithms
  - Use methods which have lower bound on communication
- Mixed precision methods
  - 2x speed of ops and 2x speed for data movement
  - Now we have 16 bit floating point as well
- Autotuning
  - Today's machines are too complicated, build "smarts" into software to adapt to the hardware
- Fault resilient algorithms
  - Implement algorithms that can recover from failures/bit flips
- Reproducibility of results
  - Today we can't guarantee this. We understand the issues, but some of our "colleagues" have a hard time with this.



## Collaborators / Software / Support

- PLASMA <u>http://icl.cs.utk.edu/plasma/</u>
- MAGMA <u>http://icl.cs.utk.edu/magma/</u>
- Quark (RT for Shared Memory)
- http://icl.cs.utk.edu/quark/
- PaRSEC(Parallel Runtime Scheduling and Execution Control)
- http://icl.cs.utk.edu/parsec/



Collaborating partners University of Tennessee, Knoxville University of California, Berkeley University of Colorado, Denver

