

# **FPGAs FOR DEEP LEARNING**

Intel Network & Custom Logic Group Greg Nash, System Architect – Government, Aerospace & Military Jim Moawad, Technical Solution Specialist – FPGA Acceleration July 29, 2019 - Argonne Training Program on Extreme Scale Computing

Public

## **NOTICES & DISCLAIMERS**

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending on system configuration.

No product or component can be absolutely secure.

Tests document performance of components on a particular test, in specific systems. Differences in hardware, software, or configuration will affect actual performance. For more complete information about performance and benchmark results, visit <u>http://www.intel.com/benchmarks</u>.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more complete information visit <a href="http://www.intel.com/benchmarks">http://www.intel.com/benchmarks</a>.

Intel<sup>®</sup> Advanced Vector Extensions (Intel<sup>®</sup> AVX)\* provides higher throughput to certain processor operations. Due to varying processor power characteristics, utilizing AVX instructions may cause a) some parts to operate at less than the rated frequency and b) some parts with Intel<sup>®</sup> Turbo Boost Technology 2.0 to not achieve any or maximum turbo frequencies. Performance varies depending on hardware, software, and system configuration and you can learn more at <a href="http://www.intel.com/go/turbo">http://www.intel.com/go/turbo</a>.

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Cost reduction scenarios described are intended as examples of how a given Intel-based product, in the specified circumstances and configurations, may affect future costs and provide cost savings. Circumstances will vary. Intel does not guarantee any costs or cost reduction.

Intel does not control or audit third-party benchmark data or the web sites referenced in this document. You should visit the referenced web site and confirm whether referenced data are accurate.

Intel, the Intel logo, Intel Atom, Intel Core, Intel Nervana, Intel Optane, Intel Xeon, Iris, Movidius, OpenVINO, Pentium, Celeron, Stratix, Arria and the Stratix logo and are trademarks of Intel Corporation in the U.S. and/or other countries.

\*Other names and brands may be claimed as property of others.



- Intel<sup>®</sup> and AI / Machine Learning
- Accelerate Deep Learning Using OpenVINO Toolkit
- Deep Learning Acceleration with FPGA
  - FPGAs and Machine Learning
  - Intel® FPGA Deep Learning Acceleration Suite
  - Execution on the FPGA (Model Optimizer & Inference Engine)
- Intel<sup>®</sup> Agilex<sup>®</sup> FPGA
- OneAPI




# MACHINE LEARNING APPLIES TO NEARLY EVERY MARKET

AGRICULTURE	ENERGY	EDUCATION	GOVERNMENT	FINANCE	HEALTH
Achieve higher yields & increase efficiency	Maximize production and uptime	Transform the learning experience	Enhance safety, research, and more	Turn data into valuable intelligence	Revolutionize patient outcomes
INDUSTRIAL	MEDIA	RETAIL	SMART HOME	TELECOM	TRANSPORT

Wide variety of market segments incorporating AI and Deep Learning which is increasing compute demands across the board.






No one size fits all approach to AI

5

# DATA IS DRIVING THE DESIRE FOR AI



1. Source: http://www.cisco.com/c/en/us/solutions/service-provider/vni-network-traffic-forecast/infographic.html


2. Source: https://www.cisco.com/c/dam/m/en\_us/service-provider/ciscoknowledgenetwork/files/547\_11\_10-15-DocumentsCisco\_GCI\_Deck\_2014-2019\_for\_CKN\_10NOV2015\_pdf

© 2019 Intel Corporation

intel

### **DIVERSE WORKLOADS REQUIRE** DIVERSE ARCHITECTURES

The future is a diverse mix of scalar, vector, matrix, and spatial **architectures** deployed in CPU, GPU, AI, FPGA and other accelerators





# **AI COMPUTE GUIDE**











Highly efficient multi-model inferencing for cloud, data center and appliances at scale



FPGA, VPU,

Delivering Real time workflows with AI for optimized system performance



#### Energy efficient Edge AI for Video/Vision



GPU discrete & Integrated, optimized for highly parallel workload acceleration



Foundation for all workloads including AI Intel® DL Boost for inference & training acceleration



Multi models – high performance across broad set of existing and emerging DL models for applications like Natural Language Processing, Speech & Text, Recommendation Engines, and Video & Image search & filtering

A+ - Combined workflows where use cases span AI plus additional workloads (Eg - Immersive Media - Media + Graphics in GPU or L3 forwarding in FPGA)



Fastest time-to-train at scale with high bandwidth AI server connections for the most persistent, intense usage

### **TAME YOUR DATA** with a robust data layer

011010110110 110101101011 001011010100





INGEST Tool for live streaming data ingestion from Internet of Things (IOT) sensors in endpoint devices

### **STORE**

File, block or object-based storage solution given cost, access, volume and perf requirements

### **PROCESS**

--->

Integration, cleaning, normalization and more transformations on batch and/or streaming data


### ANALYZE

Applications in **HPC, Big Data, HPDA, AI** & more that have access to a common compute and data pool

Visit: <u>intel.com/content/www/us/en/analytics/tame-the-data-deluge.html</u>












# SPEED UP DEVELOPMENT





<sup>1</sup> An open source version is available at: 01 org/openvinotoolkit "Other names and brands may be claimed as the property of others. Developer personas show above represent the primary user base for each row, but are not mutually-exclusive All products, computer systems, dates, and figures are preliminary based on current expectations, and are subject to change without notice.


© 2019 Intel Corporation Optimization





# **DEPLOY AI ANYWHERE**






intel

12

All products, computer systems, dates, and figures are preliminary based on current expectations, and are subject to change without notice.

# **DEEP LEARNING DEPLOYED**



#### End-to-end deep learning on Intel

All products, computer systems, dates, and figures are preliminary based on current expectations, and are subject to change without notice.





# **DEEP LEARNING PRODUCT BRIEFS**

# **2ND GENERATION INTEL® XEON® SCALABLE PROCESSOR** formerly known as Cascade Lake



Drop-in compatible CPU on Intel® Xeon® Scalable platform



Begin your AI journey efficiently, now with even more agility...

 ✓ IMT – Intel<sup>®</sup> Infrastructure Management Technologies
 ✓ ADQ – Application Device Queues
 ✓ SST – Intel<sup>®</sup> Speed Select Technology I PER

Built-in Acceleration with Intel® Deep Learning Boost...



Throughput (img/s)

Hardware-Enhanced Security...

- ✓ Intel<sup>®</sup> Security Essentials
- ✓ Intel<sup>®</sup> SecL: Intel<sup>®</sup> Security Libraries for Data Center
- ✓ TDT Intel<sup>®</sup> Threat Detection Technology

Based on Intel internal testing: 1X,5.7x,14x and 30x performance improvement based on Intel® Optimization for Café ResNet-50 inference throughput performance on Intel® Xeon® Scalable Processor. See Configuration Details 3 Performance results are based on testing as of 7/11/2017(1x),11/8/2018 (5.7x), 2/20/2019 (14x) and 2/26/2019 (30x) and may not reflect all publically available security updates. No product can be absolutely secure. See configuration Disclosure for details.,

plimization Notice: Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations included to SEZ, SES and SSE3 struction sets and other optimizations included to structurate the availability, functionality, or effectiveness of any optimizations ront manufactured by Intel. Microprocessors. Certain optimizations not specific to Intel microproducessors. Please refer to the applicable product User and Reference Guides for more information agarding the specific instruction sets covered by this notice. Software and workloads used in performance tests may have been optimized for performance on Intel microprocessors. These optimizes in the microprocessors and workloads used in performance tests may have been optimized for performance of use to struct a set of the same degree of the applicability function sets covered by this notice. Software and workloads used in performance tests may have been optimized for performance sets. Software and workloads used in performance tests may have been optimized for performance tests. Software and the optimized for performance tests and have been optimized for performance tests and have been optimized for performance tests. The software optimized for performance tests and have been optimized for performance tests and have a software optimized for performance tests.




# INTEL® DEEP LEARNING BOOST (DL BOOST)

featuring Vector Neural Network Instructions (VNNI)



Current AVX-512 instructions to perform INT8 convolutions: vpmaddubsw, vpmaddwd, vpaddd






intel

KEON

PLATINUM inside"



5.7x inference throughput improvement with Intel® Optimizations for Caffe ResNet-50 on Intel® Xeon® Platinum 8180 Processor in Feb 2019 compared to performance at launch in July 2017. See configuration details on Config 1 Performance results are based on testing as of dates shown in configuration and may not reflect all publicly available security updates.

<sup>28</sup>/24/2018) Results have been estimated using internal Intel analysis or architecture simulation or modeling, and provided to you for informational purposes. Any differences in your system hardware, software or configuration may affect your actual performance. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice. Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessors-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microprocessors of any optimization on microprocessors. Please refer to the applicable product User and Reference Guides for more information and performance enternation regarding the specific instruction sets covered by this notice. Software and workloads used in performance tests may have been optimizations for performance only on Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice. Software and workloads used in performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with



# INTEL<sup>®</sup> NERVANA<sup>™</sup> NEURAL NETWORK PROCESSORS (NNP)<sup>¥</sup>



### **NNP-T** DEDICATED DL TRAINING



Fastest time-to-**train** with high bandwidth AI server connections for the most persistent, intense usage






Highly-efficient multi-model inferencing for cloud, data center and intense appliances

<sup>a</sup>The Intel<sup>®</sup> Nervan<sup>a</sup>" Neural Network Processor is a future product that is not broadly available today All products, computer systems, dates, and figures are preliminary based on current expectations, and are subject to change without notice. © 2019 Intel Corporation



# **INTEL® FPGA FOR AI**



### Enabling real-time AI in a wide range of embedded, edge and cloud apps

All products, computer systems, dates, and figures are preliminary based on current expectations, and are subject to change without notice.



# INTEL<sup>®</sup> MOVIDIUS<sup>™</sup> VISION PROCESSING UNIT (VPU)

### **SERVICE ROBOTS**

- Navigation
- 3D Vol. mapping
- Multimodal sensing


### **SURVEILLANCE**

- Detection/classification
- Identification
- Multi-nodal systems
- Multimodal sensing
- Video, image capture

### **WEARABLES**



- Detection, tracking
- Recognition
- Video, image, session capture





- Sense and avoid
- GPS denied hovering
- Pixel labeling
- Video, image capture



- **AR-VR HMD**
- 6DOF pose, position, mapping
- Gaze, eye tracking
- Gesture tracking, recognition
- See-through camera



### SMART HOME


- Detection, tracking
- Perimeter, presence monitoring
- Recognition, classification
- Multi-nodal systems
- Multimodal sensing
- Video, image capture

### Power-efficient image processing, computer vision & deep learning for devices





# INTEL® GAUSSIAN NEURAL ACCELERATOR (GNA)



Learn more: <a href="https://sigport.org/sites/default/files/docs/PosterFinal.pdf">https://sigport.org/sites/default/files/docs/PosterFinal.pdf</a>

### Streaming Co-Processor for Low-Power Audio Inference & More

All products, computer systems, dates, and figures are preliminary based on current expectations, and are subject to change without notice.



# **INTEL INTEGRATED PROCESSOR GRAPHICS**

#### **UBIQUITY/SCALABILITY**

- Shipped in 1 billion+ Intel<sup>®</sup> SoCs
- Broad choice of performance/power across Intel Atom<sup>®</sup>, Intel<sup>®</sup> Core<sup>™</sup>, and Intel<sup>®</sup> Xeon<sup>®</sup> processors

#### **MEDIA LEADERSHIP**

- Intel<sup>®</sup> Quick Sync Video fixed-function media blocks to improve power and performance
- Intel<sup>®</sup> Media SDK API that provides access to hardware-accelerated codecs



#### **POWERFUL, FLEXIBLE ARCHITECTURE**

 Rich data type support for 32bitFP, 16bitFP, 32bitInteger, 16bitInteger with SIMD multiply-accumulate instructions



#### **MEMORY ARCHITECTURE**

• Shared memory architecture on die between CPU and GPU to enable lower latency and power



MacOS (CoreML and MPS<sup>1</sup>) Windows O/S (WinML) OpenVINO<sup>™</sup> Toolkit (Win, Linux) clDNN

### Built-in deep learning inference acceleration

All products, computer systems, dates, and figures are preliminary based on current expectations, and are subject to change without notice.



## **MOBILEYE - AN INTEL COMPANY**



Visit www.mobileye.com

### **Automated Driving Platform**

All products, computer systems, dates, and figures are preliminary based on current expectations, and are subject to change without notice.





# **DEEP LEARNING SOFTWARE**

### **FRAMEWORK**

Provides a standard way to customize and deploy Deep Neural Networks

Supplies generic functionality which can be selectively extended with user defined additions to enhance specific tasks



A set of algorithms modeled loosely after the human brain that forms a "network" designed to recognize complex patterns

TOPOLOGY

Also referred to as a network, NN, or model.

MobileNet 3D-INET 3D-CNN SSD-VGGI6 GNMT Construction R-FCNInception-ResNetV2 Wide DepSpeech-ResNetV2 Construction SSD-MobileNet DDRN/D-DBPN YoloV2 DepSpeech DeepSpeech DeepSpeech DCGAN MaskRCNN

### LIBRARY

Highly optimized functions intended to be used in Neural Network implementations to maximize performance

Libraries are framework and model agnostic, hardware specific

MACHINE			
Python • <u>Scikit-learn</u> • <u>Pandas</u> • <u>NumPy</u>	R • <u>Cart</u> • <u>Random</u> <u>Forest</u> • <u>e1071</u>	• <u>MILib</u> (o • <u>Mahout</u>	outed
DAAL	MKL	-DNN	<u>clDNN</u>
ntel® Data Analytics Acceleration Library (includes machine learning)	' 'ne	etwork fun	deep neural ctions for ed graphics







ONNX promises to ease interoperability between frameworks.



- Enabling interoperability between different frameworks
- Streamlining the path from research to production


#### Caffe2, PyTorch, Microsoft Cognitive Toolkit, Apache MXNet


https://github.com/onnx/onnx



### **CONVOLUTIONAL NEURAL NETWORK (CNN)**

- → Layers of neurons connected by learned weights
- → Three layer classes:
  - Convolution Layer
  - Pooling Layer
  - Fully connected Layer
- → Connections between the layers point in one direction (Feed Forward Network)
- → Used to extract features from images for recognition or detection






## **RECURRENT NEURAL NETWORK (RNN)**

- → Allows long-term dependencies to affect the output by relying on internal memory to process inputs
- → Types of RNN:
  - LSTM (Long Short Term Memory)
  - GRU (Gated Recurrent Unit)
- $\rightarrow$  Designed to analyze sequential data (i.e., NLP)







# **TOPOLOGIES FOR DEEP LEARNING**

		Purpose	Neural Network Type	Neural Network Example
Golden	Image Recognition	Classify image(s)	CNN - Convolutional Neural Network	ResNet50, Inception V3, Inception_ResV2, MobileNet, SqueezeNet, DenseNet
0	<b>Object Detection</b>	Locate AND classify object(s) in image	CNN	SSD– Single Shot Detector, R-FCN, Yolo_V2, VGG_16, DDRN/D-DBPN
	Natural Language Processing (NLP)	Extract context & meaning from text	LTSM (RNN)- Long Short Term Memory	Google NMT
	Speech Recognition	Convert speech to text	RNN - Recursive Neural Network	Baidu DeepSpeech, Transformer
	Text-to-Speech	Convert text to speech	GAN - Generative Adversarial Network with CNN/RNN	WaveNet
00	Recommendation Systems	Recommend ads, search, apps, etc.	MLP - Multilayer Perceptron	Wide & Deep MLP, NCF
	Data Generation	Create images like training data	GAN with CNN	DCGAN, DRAW
FEEDOMAK	Reinforcement Learning	Learning from feedback on action	CNN or CNN+RNN	A3C


l products, computer systems, dates, and figures are preliminary based on current expectations, and are subject to change without notice.




# **COMPARISON OF DIFFERENT NETWORKS**



The number of network parameters captured and depth of the networks is not necessarily linear with Top-1 accuracy that can be achieved



Single-Crop top-1 validation accuracies AlexNet depth: 8 layers, GoogleNet depth: 22 layers, VGG depth: 16 layers or 19 layers, ResNet depth: 50 layers or 101 layers



#### Single-Crop top-1 validation accuracies versus amount of operation for a single forward pass

Legend in gray circles in the image shows number of network parameters

An Analysis of Deep Neural Network Models for Practical Applications Alfredo Canziani & Eugenio Culurciello & Adam Paszke





- Intel<sup>®</sup> and AI / Machine Learning
- Accelerate Deep Learning Using OpenVINO Toolkit
- Deep Learning Acceleration with FPGA
  - FPGAs and Machine Learning
  - Intel<sup>®</sup> FPGA Deep Learning Acceleration Suite
  - Execution on the FPGA (Model Optimizer & Inference Engine)
- Intel<sup>®</sup> Agilex<sup>®</sup> FPGA
- OneAPI






# ACCELERATE DEEP LEARNING INFERENCE USING INTEL OPENVINO TOOLKIT

### Deep Learning Development Cycle

### Data acquisition and organization

## Integrate trained models with application code



#### Create models


Adjust models to meet performance and accuracy objectives

#### Intel<sup>®</sup> Distribution OpenVINO<sup>™</sup> Toolkit Provides Deployment from Intel<sup>®</sup> Edge to Cloud



### Deep Learning: Training vs. Inference

#### Training



Did You Know? Training requires a very large data set and deep neural network (many layers) to achieve the highest accuracy in most cases Accuracy **Traditional Model** 

Data Set Size

## INTEL® DISTRIBUTION OF OPENVINO™ TOOLKIT

Take your computer vision solutions to a new level with deep learning inference intelligence.

#### What it is

A toolkit to accelerate development of **high performance computer vision** & **deep learning into vision applications** from device to cloud. It enables deep learning on hardware accelerators and easy deployment across multiple types of Intel<sup>®</sup> platforms.

#### Who needs this product?

- Computer vision/deep learning software developers
- Data scientists
- OEMs, ISVs, System Integrators

#### Usages

Security surveillance, robotics, retail, healthcare, AI, office automation, transportation, non-vision use cases (speech, text) & more.



### HIGH PERFORMANCE, PERFORM AI AT THE EDGE



#### **STREAMLINED & OPTIMIZED DEEP LEARNING INFERENCE**



#### HETEROGENEOUS, CROSS-PLATFORM FLEXIBILITY


Free Download ▶ software.intel.com/openvino-toolkit Open Source version ▶ 01.org/openvinotoolkit



35

Latest version is 2018 R5

# INTEL<sup>®</sup> DISTRIBUTION OF OPENVINO<sup>™</sup> TOOLKIT



Strong Adoption + Rapidly Expanding Capability

#### software.intel.com/openvino-toolkit

Obtain open source version at 01.org/openvinotoolkit



**OpenVINO**<sup>®</sup>

# **INTEL® DEEP LEARNING DEPLOYMENT TOOLKIT**


For Deep Learning Inference – Part of Intel® Distribution of OpenVINO toolkit

#### **Model Optimizer**

- What it is: A Python\*-based tool to import trained models and convert them to Intermediate representation.
- Why important: Optimizes for performance/space with conservative topology transformations; biggest boost is from conversion to data types matching hardware.


#### **Inference Engine**

- What it is: High-level inference API
- Why important: Interface is implemented as dynamically loaded plugins for each hardware type. Delivers best performance for each type without requiring users to implement and maintain multiple code pathways.



#### © 2019 Intel Corporation Optimization Notice

Also available in the open source version (01.org/openvinotoolkit) OpenCL and the OpenCL logo are trademarks of Apple Inc. used by permission by Khronos



Other names and brands may be claimed as the property of others.

Note: displayed logos are not a complete list of solutions/providers in each category, personas are not mutually-exclusive by workflow step, and categorization is generalized

# Quick Guide: What's Inside the Intel Distribution vs Open Source version of OpenVINO<sup>™</sup> toolkit

Tool/Component	Intel® Distribution of OpenVINO™ toolkit	OpenVINO <sup>™</sup> toolkit (open source)	Open Source Directory <u>https://github.com</u>
Installer (including necessary drivers)	$\checkmark$		
Intel® Deep Learning Deployment toolkit			
Model Optimizer	$\checkmark$	$\checkmark$	/opencv/dldt/tree/2018/model-optimizer
Inference Engine	$\checkmark$	$\checkmark$	/opencv/dldt/tree/2018/inference-engine
Intel CPU plug-in	✓ Intel <sup>®</sup> Math Kernel Library (Intel <sup>®</sup> MKL) only <sup>1</sup>	✓ BLAS, Intel <sup>®</sup> MKL <sup>1</sup> , jit (Intel MKL)	/opencv/dldt/tree/2018/inference-engine
Intel GPU (Intel® Processor Graphics) plug-in	$\checkmark$	$\checkmark$	/opencv/dldt/tree/2018/inference-engine
Heterogeneous plug-in	$\checkmark$	$\checkmark$	/opencv/dldt/tree/2018/inference-engine
Intel GNA plug-in	$\checkmark$		
Intel® FPGA plug-in	$\checkmark$		
Intel® Neural Compute Stick (1 & 2) VPU plug-in	$\checkmark$		
Intel® Vision Accelerator based on Movidius plug-in	$\checkmark$		
30+ Pretrained Models - incl. Model Zoo (IR models that run in IE + open sources models)	✓	$\checkmark$	/opencv/open_model_zoo
Samples (APIs)	$\checkmark$	$\checkmark$	/opencv/dldt/tree/2018/inference-engine
Demos	$\checkmark$	$\checkmark$	/opencv/open_model_zoo
Traditional Computer Vision		_	
OpenCV*	$\checkmark$	$\checkmark$	/opencv/opencv
OpenVX (with samples)	$\checkmark$		
Intel® Media SDK	$\checkmark$	√2	/Intel-Media-SDK/MediaSDK
OpenCL <sup>™</sup> Drivers & Runtimes	$\checkmark$	√2	/intel/compute-runtime
FPGA RunTime Environment, Deep Learning Acceleration & Bitstreams (Linux* only)	$\checkmark$		

### Speed Deployment with Pre-trained Models & Samples

Expedite development, accelerate deep learning inference performance, and speed production deployment.

#### Pretrained Models in Intel<sup>®</sup> Distribution of OpenVINO<sup>™</sup> toolkit

- Age & Gender
- Face Detection-standard & enhanced
- Head Position
- Human Detection–eye-level & high-angle detection
- Detect People, Vehicles & Bikes
- License Plate Detection: small & front facing
- Vehicle Metadata
- Human Pose Estimation
- Action recognition encoder & decoder

Pedestrian Detection Binary

- Text Detection & Recognition
- Vehicle Detection
- Retail Environment
- Pedestrian Detection
- Pedestrian & Vehicle Detection
- Person Attributes Recognition Crossroad
- Emotion Recognition
- Identify Someone from Different Videos Smart Classroom Use Cases standard & enhanced
- Facial Landmarks
- Gaze estimation

- Identify Roadside objects
- Advanced Roadside Identification
- Person Detection & Action Recognition
- Person Re-identification-ultra small/ultra fast
- Face Re-identification
- Landmarks Regression
- Single image Super Resolution (3 models)
- Instance segmentation
- and more...

**Binary Models** 

Face Detection Binary

Vehicle Detection Binary

ResNet50 Binary





### Save Time with Deep Learning Samples

#### Use Model Optimizer & Inference Engine for public models & Intel pretrained models

- Object Detection
- Standard & Pipelined Image Classification
- Security Barrier
- Object Detection SSD
- Neural Style Transfer

- Hello Infer Classification
- Interactive Face Detection
- Image Segmentation
- Validation Application
- Multi-channel Face Detection
- Object Detection for Single Shot Multibox Detector using Asynch API+





- Intel<sup>®</sup> and AI / Machine Learning
- Accelerate Deep Learning Using OpenVINO Toolkit
- Deep Learning Acceleration with FPGA
  - FPGAs and Machine Learning
  - Intel® FPGA Deep Learning Acceleration Suite
  - Execution on the FPGA (Model Optimizer & Inference Engine)
- Intel<sup>®</sup> Agilex<sup>®</sup> FPGA
- OneAPI





# DEEP LEARNING ACCELERATION WITH FPGA


# **VISION INFERENCE REQUIREMENTS VARY**

Design Variable	Considerations
Performance	Frames/sec, latency (real-time constraints)
Power	Power envelope, power per inference
Cost	Hardware cost, development cost, cost per inference
Batch size	1, 8, 32, etc.
Precision	FP32, FP16, FP11
Image size	720p, 1080p, 4K
Camera input	Raw video, encoded
Network support	CNN, RNN, LSTM, custom
Operating environment	Temperature controlled environment, outdoor use, 24/7 operation
Product life	Operational lifespan, product availability
Regulation	Security, privacy

There is no "one-size-fits-all" solution . . . . . . . . and sometimes requirements change

# **FPGA OVERVIEW**

- Field Programmable Gate Array (FPGA)
  - Millions of logic elements
  - Thousands of embedded memory blocks
  - Thousands of DSP blocks
  - Programmable routing
  - High speed transceivers
  - Various built-in hardened IP
- Used to create Custom Hardware
- Well-suited for Matrix Multiplation



## INTEL® FPGA – APPLICATION ACCELERATION FROM EDGE TO CLOUD

Combining Intel FPGA hardware and software to efficiently accelerate workloads for processing-intense tasks

Programmable Acceleration Card (PAC) offering



Mustang-F-100-A10\*



Intel® FPGA PAC N3000 for networking



Intel® FPGA PAC with Arria®10 GX



Intel<sup>®</sup> FPGA PAC D5005 for Datacentre










## WHY FPGA FOR DEEP LEARNING INFERENCE Key differentiators

- Low latency
- Low power
- High throughput (FPS)
- Flexibility to adapt to new, evolving, and custom networks
- Supports large image sizes (e.g., 4K)
- Large networks (up to 4 billion parameters)
- Security / Encryption
- Wide ambient temperature range (-40° C to 105° C)\*
- 24/7/365 operation
- Long lifespan (8-10 years)


\*-40°C to 105°C temp range is for chip down design. Board temp range is 0° to 65°C.

Vision Acceleration Design with Intel® Arria® 10 FPGA





# INCREASE DEEP LEARNING WORKLOAD PERFORMANCE ON PUBLIC MODELS USING INTEL® DISTRIBUTION OF OPENVINO<sup>™</sup> TOOLKIT & INTEL® ARCHITECTURE



#### Optimize with OpenVINO on CPU, Get an even Bigger Performance Boost with Intel® FPGA

<sup>1</sup>Depending on workload, quality/resolution for FP16 may be marginally impacted. A performance/quality tradeoff from FP32 to FP16 can affect accuracy; customers are encouraged to experiment to find what works best for their situation. Performance results are based on testing as of June 13, 2018 and may not reflect all publicly available security updates. See configuration disclosure for details, No product can be absolutely secure. For more complete information about performance and benchmark results, visit www.intel.com/benchmarks. **Configuration**: Testing by Intel as of June 13, 2018. Intel<sup>®</sup> Core<sup>™</sup> i7-6700K CPU @ 2.90GHz fixed, GPU GT2 @ 1.00GHz fixed Internal ONLY testing; Test v3.15.21 – Ubunt\* 16.04, OpenVINO 2018 RC4, Intel<sup>®</sup> Arria\* 10 FPG4 1150GX. Tests were based on various parameters such as model used (these are public), batch size, and other factors. Different models can be accelerated with different Intel hardware solutions, yet use the same Intel software tools.

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations on the applicable product user and Reference Guides for more information regarding the specific instruction sets covered by this notice. Notice revision #2011080

48

(intel)

## Solving Machine Learning Challenges with FPGA









EASE-OF-USE SOFTWARE ABSTRACTION, PLATFORMS & LIBRARIES

Intel FPGA solutions enable software-defined programming of customized machine learning accelerator libraries.

# **REAL-TIME**

DETERMINISTIC LOW LATENCY

Intel FPGA hardware implements a deterministic low latency data path unlike any other competing compute device.

### **FLEXIBILITY** CUSTOMIZABLE HARDWARE FOR NEXT GEN DNN ARCHITECTURES


Intel FPGAs can be customized to enable advances in machine learning algorithms.



## Public Intel FPGA Machine Learning Success











**Microsoft:** "Microsoft has revealed that Altera FPGAs have been installed across every Azure cloud server, creating what the company is calling "the world's first AI supercomputer." -Sept 2016

**NEC:** "To create the NeoFace Accelerator, the engine software IP was integrated into an Intel Arria 10 FPGA, which operate in Xeon processor–based servers." -June 2017


**JD.COM:** "Arria® 10 FPGA can achieve 5x improvement in the performance of LSTM accelerator card compared to GPU." –Apr 2017


**Inspur/iFlytech:** "Leading server vendor Inspur Group and Altera today launched a speech recognition acceleration solution based on Altera's Arria<sup>®</sup> 10 FPGAs and DNN algorithm from iFLYTEK." -Dec 2016

**ZTE:** "Using Intel's Arria 10 FPGA, ZTE engineers were able to achieve more than 1000 images per second in facial recognition." –Jan 2017



### Why FPGAs for Deep Learning?






(intel) AI 51

### **Customized Performance**

#### Convolutional Neural Networks are Compute Intensive




10

Feature	Benefit
Highly parallel architecture	Facilitates efficient low-batch video stream processing and reduces latency
Configurable Distributed Floating Point DSP Blocks	FP32 9Tflops, FP16, FP11 Accelerates computation by tuning compute performance
Tightly coupled high-bandwidth memory	>50TB/s on chip SRAM bandwidth, random access, reduces latency, minimizes external memory access
Programmable Data Path	Reduces unnecessary data movement, improving latency and efficiency
Configurability	Support for variable precision (trade-off throughput and accuracy). Future proof designs, and system connectivity



### FPGAs System Flexibility to Control the Data path





## FPGA Flexibility Supports Arbitrary Architectures

AlexNet

LeNet

VGG

GoogleNet


[ILSVRC'14]


ResNet


[ILSVRC'15]



- Batching
- Reduce bit width
- Sparse weights
- Sparse activations
- Weight sharing
- Compact network








XNORNet




## FPGAs Provide Deterministic System Latency


FPGAs can leveraging parallelism across the entire chip reducing the compute time to a fraction



#### System Latency = I/O Latency + Compute Latency







## Feature Map Cache **Convolution PE** Array Crossbar prim prim prim custom

Intel<sup>®</sup> FPGA Deep Learning Acceleration Suite

- CNN acceleration engine for common topologies executed in a graph loop architecture
  - AlexNet, GoogleNet, LeNet, SqueezeNe VGG16, ResNet, Yolo, SSD...
- Software Deployment

**Features** 

- No FPGA compile required
- Run-time reconfigurable
- Customized Hardware Development
  - Custom architecture creation w/ parameters
  - Custom primitives using OpenCL<sup>™</sup> flow



Memory

Reader


/Writer

Config


Engine

57

### FPGA Usage with Intel<sup>®</sup> Distribution of OpenVINO<sup>™</sup> toolkit




- Supports common software frameworks (Caffe\*, TensorFlow\*)
- Model Optimizer enhances model for improved execution, storage, and transmission
- Inference Engine optimizes inference execution across Intel<sup>®</sup> hardware solutions using unified deployment API
- Intel<sup>®</sup> FPGA DLA Suite provides turn-key or customized CNN acceleration for common topologies



\*Other names and brands may be claimed as the property of others

### **OpenVINO<sup>™</sup>** with DLA User Flows






© 2019 Intel Corporation

### Machine Learning on Intel® FPGA Platform

#### **Acceleration Stack Platform Solution**



Intel<sup>®</sup> FPGA Acceleration Hub

Intel<sup>®</sup> Vision Accelerator Design Products

Edge Computing Solution




© 2019 Intel Corporation




- Intel<sup>®</sup> and AI / Machine Learning
- Accelerate Deep Learning Using OpenVINO Toolkit
- Deep Learning Acceleration with FPGA
  - FPGAs and Machine Learning
  - Intel<sup>®</sup> FPGA Deep Learning Acceleration Suite
  - Execution on the FPGA (Model Optimizer & Inference Engine)
- Intel<sup>®</sup> Agilex<sup>®</sup> FPGA
- OneAPI



# INTEL<sup>®</sup> FPGA DEEP LEARNING ACCELERATION (DLA FOR OPENVINO)




### EXAMPLE TOPOLOGIES




\* Other names and brands may be claimed as the property of others.

## **DLA Architecture: Built for Performance**

- Maximize Parallelism on the FPGA
  - Filter Parallelism (Processing Elements)
  - Input-Depth Parallelism
  - Winograd Transformation
  - Batching
  - Feature Stream Buffer
  - Filter Cache
- Choosing FPGA Bitstream
  - Data Type / Design Exploration
  - Primitive Support








© 2019 Intel Corporation






### AlexNet Graph








### AlexNet Graph








### AlexNet Graph









### AlexNet Graph















© 2019 Intel Corporation













### AlexNet Graph





### **Efficient Parallel Execution of Convolutions**





- Parallel Convolutions
  - Different filters of the same convolution layer processed in parallel in different processing elements (PEs)
- Vectored Operations
  - Across the depth of feature map
- PE Array geometry can be customized to hyperparameters of given topology



## Winograd Transformation


- Perform convolutions with fewer multiplication
  - Allows more convolutions to be done on FPGA
- Take 6 input features elements and 3 filter elements
  - Standard convolution requires 12 multiplies
  - Transformed convolution requires just 6 multiplie






## Fully Connected Computation and Batching

- Fully Connected Layer computation does not allow for data reuse of weights
  - Different from convolutions
  - Very memory bandwidth intensive
- Solution: Batch up images






### **Feature Cache**

### Feature data cached on-chip

- Streamed to a daisy chain of parallel processing elements
- Double buffered
  - Overlap convolution with cache updates
  - Output of one subgraph becomes input of another
  - Eliminates unnecessary external memory accesses






### Filter Cache

Filter weights cached in each processing element

- Double buffered in order to support prefetching
  - While one set is used to calculate output feature maps, another set is



© 2019 Intel Corporation

### **Design Exploration with Reduced Precision**

Tradeoff between performance and accuracy


- Reduced precision allows more processing to be done in parallel
- Using smaller Floating Point format does not require retraining of network
- FP11 benefit over using INT8/9
  - No need to retrain, better performance, less accuracy loss



Sign, 5-bit exponent, 10-bit mantissa Sign, 5-bit exponent, 5-bit mantissa Sign, 5-bit exponent, 4-bit mantissa Sign, 5-bit exponent, 3-bit mantissa

### Support for Different Topologies

### Tradeoff between features and performance




80

© 2019 Intel Corporation


### **Optimize for Best Performance**

#### Tradeoff between size of Feature Map cache and convolutional PE array



81


# FEATURE CACHE AND PE ARRAY TRADEOFFS



PE Array Size



# FEATURE CACHE AND PE ARRAY TRADEOFFS





#### FEATURE CACHE AND SLICING FOR BIG GRAPHS Sliced Graph **Un-Sliced Graph** 73x73x128 DDR 73x73x128 73x**37**x128 **Feature Cache** 720 M20Ks Feature Cache Convolution **Convolution Slice#1** 73x73x32 73x37x32 Feature Cache 180 M20Ks Feature Cache Required: 900 M20Ks

DDR 73x73x16 Feature Cache Required: 384 M20Ks

84

73x36x128

73x36x32

**Feature Cache** 

**Convolution Slice#2** 

## Precompiled Architectures (aocx) included with OpenVINO<sup>™</sup> toolkit

- Precompiled and included architectures are optimized for standard topologies
- Better performance maybe achieved with custom architectures for custom deep learning networks
  - Size requirement maybe different from standard topology
  - Primitive requirement may be different from standard networks

S op	t intel	openvino	bitstreams	a10_vision_design_bitstreams	•
	Name				
		2019R1_PL1	_FP11_AlexNe	et_GoogleNet.aocx	
		2019R1_PL1	_FP11_ELU.ao	cx	
		2019R1_PL1	_FP11_Mobile	NetCaffe.aocx	
		2019R1_PL1	_FP11_Mobile	Net_Clamp.aocx	
		2019R1_PL1	_FP11_ResNe	t_SqueezeNet_VGG.aocx	
		2019R1_PL1	_FP11_RMNet	.aocx	
tions		2019R1_PL1	_FP11_SSD30	0_TinyYolo.aocx	
		2019R1_PL1	_FP16_AlexNe	et_GoogleNet_SSD300_TinyYolo.ao	сх
		2019R1_PL1	_FP16_Mobile	Net_Clamp.aocx	
		2019R1_PL1	_FP16_ResNe	t_SqueezeNet_VGG_ELU.aocx	
		2019R1_PL1	_FP16_RMNet	аосх	



## Supported Primitives and Topologies

### Primitives

Conv

Concat

- Pooling
- ✓ ScaleShift
- Fully Connected
- Custom

🖌 ReLu, Leaky ReLU


🗸 Eltwise

- Power
- Batch Norm
- LRM Normalization

### Topologies

✓ AlexNet	
✓ GoogLeNet	✓ SSD
✓ ResNet-18/50/101/152	✓ SSD
✓ SqueezeNet	✓ SSD
✓ VGG-16/19	✓ SSD
🗸 Tiny Yolo	
✓ LeNet	
✓ MobileNet v1/v2	








87

DDR


DDR

### **End-to-End Machine Learning**





## Intel FPGA Deep Learning Acceleration Suite





## Intel® FPGA Deep Learning Acceleration Suite

#### Contents

- Pre-compiled FPGA Bitstreams
  - To support various layers required by different networks with different precisions
  - Primitives supported:
    - Convolution, Fully Connected, Inner Product, ReLU, pReLU, Pooling, Norm, Concat, Elsewise Add, etc...
- Software runtime library
- Board Support Packages to support various boards
- Tools
  - Diagnose
  - Bitstream customization and generation





- Intel<sup>®</sup> and AI / Machine Learning
- Accelerate Deep Learning Using OpenVINO Toolkit
- Deep Learning Acceleration with FPGA
  - FPGAs and Machine Learning
  - Intel® FPGA Deep Learning Acceleration Suite
  - Execution on the FPGA (Model Optimizer & Inference Engine)
- Intel<sup>®</sup> Agilex<sup>®</sup> FPGA
- OneAPI









© 2019 Intel Corporation

### Model Optimizer

- Convert models from various frameworks (Caffe, TensorFlow, MXNet, ONNX)
- Converts to a unified Model (IR, later n-graph)
- Optimizes topologies (Node merging, batch normalization elimination, performing horizontal fusion)



### Improve Performance with Model Optimizer



- Easy to use, Python\*-based workflow does not require rebuilding frameworks.
- Import Models from various supported frameworks Caffe\*, TensorFlow\*, MXNet\*, ONNX\*, Kaldi\*.
- 100+ models for Caffe, MXNet and TensorFlow validated. All public models on ONNX\* model zoo supported.
- With Kaldi support, the model optimizer extends inferencing for non-vision networks.
- IR files for models using standard layers or user-provided custom layers do not require Caffe.
- Fallback to original framework is possible in cases of unsupported layers, but requires original framework.



### **Model Optimizer**

Model optimizer performs generic optimization:

- Node merging
- Horizontal fusion
- Batch normalization to scale shift
- Fold scale shift with convolution
- Drop unused layers (dropout)
- FP16/Int8 quantization
- Model optimizer can add normalization and mean operations, so some preprocessing is 'added' to the IR
  - --mean\_values (104.006, 116.66, 122.67)
  - --scale\_values (0.07, 0.075, 0.084)

	FP32	FP16	FP11	INT8
CPU	yes	no	no	yes
GPU	yes	recommended	no	no
MYRIAD	no	yes	no	no
FPGA/DLA	no	yes	yes	no



# Model Optimization Techniques


### Linear Operation Fusing & Grouped Convolutions Fusing

#### Linear Operation Fusing: 3 stages


- BatchNorm and ScaleShift decomposition: BN layers decomposes to Mul->Add->Mul->Add sequence; ScaleShift layers decomposes to Mul->Add sequence.
- 2. Linear operations merge: Merges sequences of Mul and Add operations to the single Mul->Add instance.
- **3.** Linear operations fusion: Fuses Mul and Add operations to Convolution or FullybConnected layers.

#### **Grouped Convolutions Fusing**

Specific optimization that applies for TensorFlow\* topologies. (Xception\*)



Split->Convolutions->Concat block from TensorBoard\*



#### Caffe Resnet269 block (from Netscope)


(intel) Al 96

#### © 2019 Intel Corporation

### Model Optimizer: Linear Operation Fusing

#### Example

- 1. Remove Batch normalization stage.
- 2. Recalculate the weights to 'include' the operation.
- 3. Merge Convolution and ReLU into one optimized kernel.





### Model Optimizer: Cutting Off Parts of a Model

Model optimizer can cut out a portion of the network:

- Model has pre/post-processing parts that cannot be mapped to existing layers.
- Model has a training part that is not used during inference.
- Model is too complex and cannot be converted in one shot.

#### Command line options

- Model Optimizer provides command line options --input and --output to specify new entry and exit nodes ignoring the rest of the model:
- --input option accepts a comma-separated list of layer names of the input model that should be treated as new entry points to the model;
- --output option accepts a comma-separated list of layer names of the input model that should be treated as new exit points from the model.



### Intermediate Representation (IR)

Squeezenet1.1.caffemodel Squeezenet1.1.bin Squeezenet1.1.xml Squeezenet1.1.prototxt <net batch="1" name="model" version="2"> layer <lavers> name: "data" <layer id="100" name="data" precision="FP32" type="Input"> <output> type: "Input" <port id="0"> <dim>1</dim> top: "data" <dim>3</dim> <dim>227</dim) input param { shape: { dim: 1 dim: 3 dim: 227 dim: 227 } } <dim>227</dim> </port> </output> </layer> layer <layer id="129" name="conv1" precision="FP32" type="Convolution"> <data dilation-x="1" dilation-v="1" group="1" kernel-x="3" kernel-v="3" output="64" pa(</pre> name: "conv1" <input> <port id="0"> type: "Convolution" <dim>1</dim> bottom: "data" <dim>3</dim> <dim>227</dim> top: "conv1" <dim>227</dim> </port> convolution param { </input> <output> num output: 64 <port id="3"> <dim>1</dim> kernel size: 3 <dim>64</dim> stride: 2 <dim>113</dim: <dim>113</dim> </port> </output> <blobs> <weights offset="2275104" size="6912"/> <biases offset="4805920" size="256"/> </blobs>



### **Model Optimizer Options**

Python script: \$MO\_DIR/mo.py

Option for Deployment	Description
input_model	Network binary weights file TensorFlow* .pb Caffe* .caffemodel MXNet* .params
input_proto	Caffe .prototxt file
data_type	IP Precision (i.e. FP16)
scale	Network normalization factor (Optional)
output_dir	Output directory path (Optional)

Full Model Optimizer options covered in OpenVINO<sup>™</sup> documentations



### Run Model Optimizer

### To generate IR .xml and .bin files for Inference Engine

```
$ source $MO DIR/venv/bin/activate
                                                   Model Optimizer arguments
$ cd $MO DIR/
                                                   Batch: 1
                                                   Precision of IR: FP16
$ python mo.py \
                                                   Enable fusing: True
--input model <model dir>/<weights>.caffemodel \
                                                   Enable gfusing: True
--scale 1 \setminus
--data type FP16 \
                                                   ...
--output dir <output dir>
                                                     SUCCESS ] Generated IR model.
                                                     SUCCESS ] XML file: ...
                                                    [ SUCCESS ] BIN file: ...
```




# **INFERENCE ENGINE**



© 2019 Intel Corporation

## **Optimal Model Performance Using the Inference Engine**

- Simple & Unified API for Inference across all Intel<sup>®</sup> architecture
- Optimized inference on large IA hardware targets (CPU/GEN/FPGA)
- Heterogeneity support allows execution of layers across hardware types
- Asynchronous execution improves performance
- Futureproof/scale your development for future Intel<sup>®</sup> processors




#### Transform Models & Data into Results & Intelligence

GPU = Intel CPU with integrated graphics/Intel® Processor Graphics/GEN GNA = Gaussian mixture model and Neural Network Accelerator





## Inference Engine Workflow



Initialization

Create IE Instance Load IE Plugin (MKL-DNN/clDNN/DLA) Read an IR Model Set Target Device (CPU/GPU/Movidius/FPGA) Load network to plugin Allocate input, output buffers

Main loop

Fill input buffer with data Run inference Interpret output results



### **Inference Engine Details**

A runtime with a unified API for integrating inference with application logic

- Delivers optimized inference solution with reduced footprint on inference execution for target hardware
- Ibinference\_engine.so library implements core functions
  - Loading and parsing of model IR
  - Preparation of input and output blobs
  - Triggers inference using specified plug-in
- Include file: inference\_engine.hpp



## **Inference Engine Plugins**

- CPU MKLDNN Plugin (Intel<sup>®</sup> Math Kernel Library for Deep Neural Networks)
  - Supports Intel<sup>®</sup> Xeon<sup>®</sup>/Core<sup>®</sup>/Atom<sup>®</sup> platform
  - Widest set of network classes supported, easiest way to enable topology
- GPU clDNN Plugin (Compute Library for Deep Neural Networks)
  - Supports 9<sup>th</sup> generation and above Intel<sup>®</sup> HD and Iris graphics processors
  - Extensibility mechanism to develop custom layers through OpenCL<sup>™</sup>
- FPGA DLA Plugin
  - Supports Intel<sup>®</sup> FPGAs
  - Basic set of layers are supported on FPGA, non-supported layers inferred through other plugins




### Heterogeneous Plugin

- Enables inference of one network on several devices.
  - Calculate heaviest parts of network on accelerator, unsupported fallback to CPU
  - To utilize all available hardware more efficiently during one inference
- Heterogeneous execution can be triggered in two independent steps:
  - Loading a network to the Heterogeneous plugin, splitting the network to parts, and executing them through the plugin
  - Setting of affinity to layers (binding them to devices in InferenceEngine::ICNNNetwork)
    - Can be done automatically or in manual mode



# **Pre-processing**

- Most image formats are interleaved (RGB, BGR, BGRA, etc.)
- Models usually expect RGB planar format:
  - R-plane, G-plane, B-plane



Interleaved





108

### Post-processing

Developers are responsible for parsing inference output.

Many output formats are available. Some examples include:

- Simple Classification (alexnet\*): an array of float confidence scores, # of elements=# of classes in the model
- **SSD:** Many "boxes" with a confidence score, label #, xmin,ymin, xmax,ymax

Unless a model is well documented, the output pattern may not be immediately obvious.



#### Inference Engine Classes

using namespace InferenceEngine;

Class	Details		
InferencePlugin	Main plugin interface		
PluginDispatcher	Finds suitable plug-in for specified device		
CNNNetReader	Build and parse a network from given IR		
CNNNetwork	Neural Network and binary information		
Blob, BlobMaps	Container object representing a tensor (e.g. input/output)		
InputsDataMap	Information about input of the network		
ExecutableNetwork	Loaded Network		
InferRequest	Interact with inputs/outputs and performs inference		



#### Inference Engine API Usage (1)

#### 1. Load Plugin

- FPGA Plugin: libdliaPlugin.so
  - Others: libclDNNPlugin.so (GPU), libMKLDNNPlugin.so (CPU)
- Plugin Dir: < OpenVINO install

InferenceEngine::PluginDispatcher dispatcher(<pluginDir>);
InferencePlugin plugin = dispatcher.getPluginByDevice("HETERO:FPGA, CPU");

2. Lo<sup>InferenceEngine::CNNNetReader netBuilder
netBuilder.ReadNetwork(``<Model>.xml");
netBuilder.ReadWeights(``<Model>.bin");</sup>



#### Inference Engine API Usage (2)

- 3. Prepare Input and Output Blobs
  - For Inputs
    - Allocate based on the size of the input, number of channels, batch size, etc.
    - Set input precision
    - Set layout
    - Fill in data (i.e. from rgb value of image)
  - For Outptus
    - Set output precision
    - Allocate based on output format



#### Inference Engine API Usage (3)

#### 4. Load the model to the plugin

ExecutableNetwork exeNet = plugin.LoadNetwork(netBuilder.getNetwork(), {});

#### 5. Perform inference


```
InferRequest infer_request = exeNet.CreateInferRequest();
infer_request.Infer();
```

#### 6. Process output blobs

const Blob::Ptr output blob = infer request.GetBlob(firstOutputName);



#### Using the Inference Engine API





#### **Batch Execution**

- For better performance, using a larger batch size may help
- Allocate input and output Blob according to batch size
- Set the Batch size on the network

netBuilder.getNetwork().setBatchSize(<size>);



#### Inference Engine Example Applications

- Execute samples and demos with FPGA support
  - Shipped with the OpenVINO<sup>™</sup> toolkit
  - classification\_sample
  - object\_detection\_sample\_ssd
  - many others...



#### Example Application using FPGAs


\$ ./object\_detection\_sample\_ssd -m <path\_to\_model>/Model.xml -i
<path\_to\_pictures>/picture.jpg -d HETERO:FPGA,CPU

The "priorities" defines a greedy behavior:

- Keeps all layers that can be executed on the device (FPGA)
- Carefully respects topological and other limitations
- Follows priorities when searching (for example, CPU)




#### IE Software Architecture with FPGAs



© 2019 Intel Corporation

#### Software Requirements


- Intel<sup>®</sup> Distribution of OpenVINO<sup>™</sup> toolkit (Linux for FPGA)
  - Includes Intel<sup>®</sup> FPGA Runtime (RTE) for OpenCL<sup>™</sup>
- For Vision Accelerator Design with FPGA board
  - OpenCL<sup>™</sup> Board Support Package for Intel<sup>®</sup> Vision Accelerator Design with an Intel<sup>®</sup> Arria<sup>®</sup> 10 FPGA
  - Intel<sup>®</sup> Quartus<sup>®</sup> Prime Pro Edition Programmer
- For Programmable Acceleration Card
  - Intel<sup>®</sup> Acceleration Stack for Runtime
    - Includes Programmer, RTE for OpenCL, and OpenCL BSP





#### **FPGA Software Components**

- Intel<sup>®</sup> FPGA OpenCL<sup>™</sup> Runtime
  - Included as part of OpenVINO<sup>™</sup>
  - Inference acceleration done through OpenCL calls
- Board Support Package
  - Translates OpenCL calls to low-level device driver calls
  - Allows programming of FPGA with different bitstreams
  - Included as part of Acceleration Stack for PAC boards
- Intel<sup>®</sup> Quartus<sup>®</sup> Prime Programmer
  - Possibly needed to flash/program the board with FPGA image to communicate with host





#### **Prepare FPGA Environment for Inference**

- Once software stack is installed and environment set
- Ensure PCIe\* connection is operating
  - lspci | grep Altera

01:00.0 Processing accelerators: Altera Corporation Device 2494 (rev 01).

- Ensure FPGA OpenCL is working correctly
  - aocl diagnose

Ensure DIAGNOSTIC\_PASSED

acl0				
BSP Install Location /opt/altera/aocl-pro	: -rte/aclrte-linux64/board/hddlf_1150_sg1			
Vendor: Intel(R) Corporation				
Phys Dev Name Statu	s Information			
acla10_1150_sg10Pass	ed Intel Vision Accelerator Design with Intel Arria 10 FPGA (acla10_1150_sg PCIe dev_id = 2494, bus:slot.func = 05:00.00, Gen3 x8 FPGA temperature = 42.9727 degrees C.			
DIAGNOSTIC_PASSED				



#### Load FPGA Image and Execute IE Application

- FPGAs needs to be preconfigured with primitives prior to application execution
- Choose FPGA bitstream from the DLA suite
  - Based on topology needs and data type requirements

— Ontion to create custom FPGA hitstream based on requirements aocl program acl0 /opt/intel/openvino/bitstreams/<board>/2019R1\_PL1\_FP11\_MobileNet\_SqueeeNet\_VGG.aocx

Execute User or Example Application



#### **FPGA Image Selection**

- Precompiled FPGA images included
- Choose image based on
  - Primitives needed (architecture)
  - Data type support for accuracy/performance trade-off
  - K (filter) and C (channel depth) vectorization for performance
  - Data path width
  - On-chip stream buffer depth
- May also generate customized FPGA image

	opt	intel	openvino	bitstreams	a10_vision_design_bitstreams		
		Name					
		2019R1_PL1_FP11_AlexNet_GoogleNet.aocx					
ts		2019R1_PL1_FP11_ELU.aocx					
s		2019R1_PL1_FP11_MobileNetCaffe.aocx					
			2019R1_PL1	_FP11_Mobile	Net_Clamp.aocx		
			2019R1_PL1	_FP11_ResNe	t_SqueezeNet_VGG.aocx		
		2019R1_PL1_FP11_RMNet.aocx					
ations			2019R1_PL1	_FP11_SSD30	0_TinyYolo.aocx		
	2019R1_PL1_FP16_AlexNet_GoogleNet_SSD300_TinyYolo.aocx						
		2019R1_PL1_FP16_MobileNet_Clamp.aocx					
		2019R1_PL1_FP16_ResNet_SqueezeNet_VGG_ELU.aocx					
			2019R1_PL1	_FP16_RMNet	aocx		



© 2019 Intel Corporation

#### Use OpenVINO<sup>™</sup>

Running SqueezeNet example manually or create your own application

- 1. Create a new test directory and cd into it, ensure environment script is ran
- 2. Copy original Caffe\* files from the demo directory into the new directory

cp ~/openvino\_models/models/FP32/classification/squeeenet/1.1/caffe/squeeenet1.1.\* .

3. Copy the imagenet labels from the demo directory

cp ~/openvino\_models/ir/FP32/classification/squeeenet/1.1/caffe/squeeenet1.1.labels .

4. Execute model optimizer to convert to intermediate representation

mo -input\_model squeezenet1.1.caffemodel

#### 5. Execute classification sample

```
classification_sample -m squeezenet1.1.xml -i $IE_INSTALL/demo/car.png
classification_sample -m squeezenet1.1.xml -i $IE_INSTALL/demo/car.png -d HETERO:FPGA,CPU
classification_sample -m squeezenet1.1.xml -i $IE_INSTALL/demo/car.png -d HETERO:FPGA,CPU -ni 100
```





- The Intel<sup>®</sup> Deep Learning Acceleration Suite part of Intel<sup>®</sup> Distribution of OpenVINO<sup>™</sup> tookit provides out-of-box deployment of deep learning inference on FPGAs
- Deep Learning Deployment Toolkit can be used as a frontend for the DLA
  - Consists of the Model Optimizer and Inference Engine
  - Use Model Optimizer to optimize and convert framework model to unified internal representation
  - Use Inference Engine unified API to deploy network on various devices including the FPGA



#### References

- Follow-on Training
  - Deploying FPGAs for Deep Learning Inference with Intel<sup>®</sup> Distribution of OpenVINO<sup>™</sup> toolkit
- Intel<sup>®</sup> AI
  - www.intel.com/ai
- Intel<sup>®</sup> Distribution of OpenVINO<sup>™</sup> toolkit
  - <u>https://software.intel.com/en-us/openvino-toolkit</u>
- Intel<sup>®</sup> FPGAs for AI
- Intel® FPGA Acceleration Stack for Intel® Xeon® CPU with FPGAs





- Intel<sup>®</sup> and AI / Machine Learning
- Accelerate Deep Learning Using OpenVINO Toolkit
- Deep Learning Acceleration with FPGA
  - FPGAs and Machine Learning
  - Intel® FPGA Deep Learning Acceleration Suite
  - Execution on the FPGA (Model Optimizer & Inference Engine)
- Intel<sup>®</sup> Agilex<sup>®</sup> FPGA
- OneAPI





# INTRODUCING THE FPGA FOR THE DATA-CENTRIC WORLD

intel

Intel<sup>®</sup> Agilex<sup>®</sup> FPGAs

#### Introducing Intel<sup>®</sup> Agilex<sup>™</sup> FPGAs

# Intel innovation for ultimate agility and flexibility



#### **HIGH-PERFORMANCE COMPUTE**

**10nm Process** 

Memory-Coherent Intel<sup>®</sup> Xeon<sup>®</sup> Processor Acceleration

Massive Bandwidth

#### **ANY-TO-ANY INTEGRATION**

Memory, Analog, Logic Any Node, Supplier, IP Rapid Intel® eASIC™ Devices Optimization


#### **ANY DEVELOPER**

Intel® Quartus® Prime Design Tool for Hardware Developers

One API for Software Developers



#### The FPGA for the Data-Centric World



130

íntel

#### Any-to-Any Heterogenous 3D Integration

#### EMBEDDED MULTI-DIE INTERCONNECT BRIDGE


No-compromise die-to-die 3D packaging interconnect

#### **CHIPLET-BASED ARCHITECTURE**

Library of chiplets: transceivers, custom I/O & custom compute tiles

#### $\textbf{INTEL}^{\circ} \textbf{eASIC}^{\text{\tiny TILE}} \textbf{CUSTOMIZATION}$

Ultimate customization with integrated Intel<sup>®</sup> eASIC<sup>™</sup> tile



#### **Custom Logic Continuum**




#### Flexible and Agile Optimization Across Product Lifecycle

<sup>1</sup>Refers to Intel<sup>®</sup> eASIC<sup>™</sup> Devices \* Compared to other options shown



#### First Memory-Coherent Accelerator for Intel<sup>®</sup> Xeon<sup>®</sup> Scalable Processors



133

#### Transceiver Leadership

112G

intel

High Bandwidth for Applications Including 400G Networks, Edge Analytics, Data Center Workloads

PCIE

GENA



Intel® Agilex™ FPGA

EMIB

DDR

#### Well Suited for Artificial Intelligence Applications

UP TO **40 TFLOPS**<sup>\*</sup> FP16 PERFORMANCE UP TO **92 TOPS**<sup>\*</sup> INT8 PERFORMANCE

Configurable DSP

- FP32
- BFLOAT16
- FP16
- INT8 through INT2



Flexibility for evolving workloads and multifunction integration

AI+ usage model

Only FPGA supporting hardened BFLOAT16 & FP16 Complementary to:



#### **OpenVINO<sup>™</sup> toolkit**



<sup>3,4</sup> based on current estimates, see slide 180 for details



#### Intel<sup>®</sup> Agilex<sup>™</sup> FPGA Tools for Developers



#### Hardware Developers

- Higher productivity:
  - 30% improvement in compile times<sup>5</sup>
  - New productivity flows and usability features for faster design convergence
- Higher efficiency: 15% improvement in memory utilization<sup>5</sup>

#### Software Developers

- Single source, heterogenous programming environment
- Support for common performance library APIs
- FPGA support with Intel software development tools including Intel<sup>®</sup> VTune<sup>™</sup> Amplifier & Intel<sup>®</sup> Advisor

<sup>5</sup>See slide 180 for details



# **ONE API**

#### Intel<sup>®</sup> Agilex<sup>™</sup> FPGA Family

## **F - SERIES** For wide range of applications Up to 58G transceivers

DDR4

PCle\* Gen4

Quad-Core ARM\* Cortex\*-A53 SoC Option I - SERIES

For high-performance processor interface and bandwidth-intensive applications

Up to 112G transceivers

PCIe\* Gen5

DDR4

Quad-Core ARM\* Cortex\*-A53

Coherent attach to Intel<sup>®</sup> Xeon<sup>®</sup> Scalable Processor option (CXL) **M - SERIES** 

For compute-intensive applications

Up to 112G transceivers

PCIe\* Gen5

DDR4, DDR5 and Intel<sup>®</sup> Optane<sup>™</sup> DC Persistent Memory support

Quad-Core ARM\* Cortex\*-A53

Coherent attach to Intel<sup>®</sup> Xeon<sup>®</sup> Scalable Processor option (CXL)

**HBM** Option

Intel<sup>®</sup> Quartus<sup>®</sup> Prime Design Software Support April 2019; First Device Availability Q3 2019


137

#### **Efficient Network Transformation**

#### **DATAPATH ACCELERATION**

VNF PERFORMANCE OPTIMIZATION Load Balancing | Data Integrity Network Translation

SIGNIFICANT IMPROVEMENTS<sup>1</sup> Throughput | Jitter | Latency



#### **INFRASTRUCTURE OFFLOAD**

**OPTIMIZED ARCHITECTURE** vSwitch | vRouter | Security


**SMALL FORM FACTOR & LOW POWER** Wide Range of Servers

#### First FPGA Providing Flexibility and Agility From 100Gbps to 1Tbps

<sup>1</sup> Compared to Intel<sup>®</sup> Stratix<sup>®</sup> 10 FPGAs



#### **Converged Workload Acceleration for the Datacenter**



#### INFRASTRUCTURE ACCELERATION

Network | Security | Remote Memory Access

#### APPLICATION ACCELERATION

AI | Search | Video Transcode | Database 40 TFLOPs of DSP Performance<sup>1</sup>

#### **STORAGE ACCELERATION**


Compression | Decompression | Encryption Memory Hierarchy Management

#### First FPGA with Comprehensive Memory Support and Coherent Attach to Intel<sup>®</sup> Xeon<sup>®</sup> Scalable Processors

<sup>1</sup> with FP16 configuration, based on current estimates, see slide 180 for details



#### Agility & Flexibility for All Stages of 5G Implementation



#### **CUSTOM LOGIC CONTINUUM**

FPGA FLEXIBILITY High Flexibility | Short Time-to-Market

**RAPID INTEL<sup>®</sup> eASIC<sup>™</sup> DEVICE OPTIMIZATION** Power & Cost Optimization

FULL CUSTOM ASIC OPTIMIZATION Best Power<sup>1</sup> | Best Performance<sup>1</sup> | Best Cost<sup>1</sup>

APPLICATION-SPECIFIC TILE OPTIONS Data Converter | Vector Engine | Custom Compute

**Only Intel® Provides All of These Customization Options** 

<sup>1</sup> Compared to the other customization options shown



#### Intel<sup>®</sup> Agilex<sup>™</sup> FPGAs for the Data-Centric World



Intel® Agilex<sup>™</sup> FPGAs for transformative applications in edge computing, embedded, networking (5G/NFV) and data centers

Any-to-Any integration enables Intel® FPGAs with application-specific optimization and customization, delivering new levels of flexibility & agility

First FPGAs leveraging Intel's unmatched innovation: 10nm process, 3D integration, Intel® Xeon® Scalable Processor memory coherency (CXL), 112G XCVRs, PCIe\* Gen 5, Intel® eASIC<sup>™</sup> devices, One API, Intel® Optane<sup>™</sup> DC Persistent Memory support





- Intel<sup>®</sup> and AI / Machine Learning
- Accelerate Deep Learning Using OpenVINO Toolkit
- Deep Learning Acceleration with FPGA
  - FPGAs and Machine Learning
  - Intel® FPGA Deep Learning Acceleration Suite
  - Execution on the FPGA (Model Optimizer & Inference Engine)
- Intel<sup>®</sup> Agilex<sup>®</sup> FPGA
- OneAPI






# ONFAP

Single Programming Model to Deliver Cross-Architecture Performance

### **DIVERSE WORKLOADS REQUIRE** DIVERSE ARCHITECTURES

The future is a diverse mix of scalar, vector, matrix, and spatial **architectures** deployed in CPU, GPU, AI, FPGA and other accelerators





## INTEL'S ONEAPI CORE CONCEPT

**Project oneAPI** delivers a unified programming model to simplify development across diverse architectures


Common developer experience across Scalar, Vector, Matrix and Spatial (SVMS) architecture

Unified and simplified language and libraries for expressing parallelism

Uncompromised native high-level language performance

Support for CPU, GPU, AI and FPGA

Based on industry standards and open specifications






### **ONEAPI FOR CROSS-ARCHITECTURE PERFORMANCE**

**Optimized Applications** 

#### **Optimized Middleware & Frameworks**



146

Some capabilities may differ per architecture.





# **APPENDIX A – INTEL MACHINE LEARNING TOOLS**





Play the Video

<b>UNIFIED BIG DATA ANALYTICS + A</b>	I NDEN GNIIDPE DI ATENDM
I UNIFIED DIO DATA ANALTTIGO TA	I UPEN JUUNGE PLATFUNM

Reference Use Cases	<ul> <li>Anomaly detection, sentiment analysis, fraud detection, image generation, chatbot, sequence prediction, etc.</li> </ul>	
Built-In Deep Learning Models	<ul> <li>Image classification, object detection, text classification, recommendations, GANs, Sequence to Sequence, etc.</li> </ul>	
Feature Engineering	<ul><li>Feature transformations for</li><li>Image, text, 3D imaging, time series, speech, etc.</li></ul>	
High-Level Pipeline APIs	<ul> <li>Distributed Tensorflow* &amp; Keras* on Apache Spark/BigDL</li> <li>Support for Autograd*, transfer learning, Spark DataFrame and ML Pipeline</li> <li>Model serving API for model serving/inference pipelines</li> </ul>	
Backends	Apache Spark, TensorFlow*, BigDL, Python, etc.	

### Build E2E Analytics & AI Applications for Big Data at Scale

All products, computer systems, dates, and figures are preliminary based on current expectations, and are subject to change without notice. \*Other names and brands may be claimed as the property of others © 2019 Intel Corporation Optimization Notice



## **INTEL DISTRIBUTION FOR PYTHON\***

software.intel.com/intel-distribution-for-python

For developers using the most popular and fastest growing programming language for AI

### Easy, Out-of-the-box Access to High Performance Python\*

puthon<sup>™</sup>

- Prebuilt, delivers faster, close-tonative code application performance for machine learning and scientific computing from device to cloud
- Drop in replacement for your existing Python (no code changes required)

#### Drive Performance with Multiple Optimization Techniques

- Accelerated NumPy/SciPy/Scikit-Learn with Intel<sup>®</sup> Math Kernel Library
- Data analytics with pyDAAL, enhanced thread scheduling with Threading Building Blocks, Jupyter\* Notebook interface, Numba, Cython
- Scale easily with optimized MPI4Py and Jupyter notebooks

#### Faster Access to Latest Optimizations for Intel<sup>®</sup> Architecture

- Distribution and individual optimized packages available through conda\* and Anaconda Cloud\*
- Optimizations upstreamed back to main Python trunk

### Advancing Python Performance Closer to Native Speeds

All products, computer systems, dates, and figures are preliminary based on current expectations, and are subject to change without notice.



## INTEL® DATA ANALYTICS ACCELERATION LIBRARY (INTEL® DAAL)

Building blocks for all data analytics stages, including data preparation, data mining & machine learning



Common Python\*, Java\*, C++ APIs across all Intel hardware

Optimizes data ingestion & algorithmic compute together for highest performance

Supports offline, streaming & distributed usage models for a range of application needs

Flexible interfaces to leading big data platforms including Spark\*

Split analytics workloads between edge devices & cloud to optimize overall application throughput

### High Performance Machine Learning & Data Analytics Library

Open Source, Apache\* 2.0 License

All products, computer systems, dates, and figures are preliminary based on current expectations, and are subject to change without notice. © 2019 Intel Corporation <u>Optimization Notice</u>



## INTEL® MATH KERNEL FOR DEEP NEURAL NETWORKS (INTEL® MKL-DNN)

For developers of deep learning frameworks featuring optimized performance on Intel hardware

#### **Distribution Details**

- Open Source
- Apache\* 2.0 License
- Common DNN APIs across all Intel hardware.
- Rapid release cycles, iterated with the DL community, to best support industry framework integration.
- Highly vectorized & threaded for maximal performance, based on the popular Intel<sup>®</sup> Math Kernel Library.

### github.com/01org/mkl-dnn


152



### Accelerate Performance of Deep Learning Models

All products, computer systems, dates, and figures are preliminary based on current expectations, and are subject to change without notice.

© 2019 Intel Corporation Optimization Notice




## Open-source C++ library, compiler & runtime for deep learning enabling flexibility to run models across a variety of frameworks & hardware

Other names and brands may be claimed as the property of others.

All products, computer systems, dates, and figures are preliminary based on current expectations, and are subject to change without notice.

github.com/NervanaSystems/ngraph





### **Open-Source Distributed Deep Learning Platform for Kubernetes\***

All products, computer systems, dates, and figures are preliminary based on current expectations, and are subject to change without notice. \* Other names and brands may be claimed as the property of others.

© 2019 Intel Corporation Optimization Notice





# **APPENDIX B - BONUS MACHINE LEARNING SLIDES**

## **UNSUPERVISED LEARNING EXAMPLE**



Classification

Regression

Clustering

Decision Trees Data Generation

Image Processing

DEEP LEARNING

Speech Processing


Natural Language Processing Recommender Systems

Adversarial Networks

Reinforcement Learning

### MACHINE LEARNING (CLUSTERING)


An 'Unsupervised Learning' Example



Choose the right AI approach for your challenge




## **SUPERVISED LEARNING EXAMPLE**



Choose the right AI approach for your challenge




## **REINFORCEMENT LEARNING EXAMPLE**



Choose the right AI approach for your challenge




## **DEEP LEARNING GLOSSARY**




### Learn more about "what is AI" at software.intel.com/ai/course



## **MACHINE VS. DEEP LEARNING**









## **WHICH APPROACH IS RIGHT?**

A large **manufacturer** uses data to improve their operations, with each challenge using a different approach to deliver maximum business value at the lowest possible cost

CHALLENGE	BEST APPROACH	APPROACH	ANSWER	
How many widgets should we manufacture?	Analyze historical supply/demand	Analytics/ Business Intelligence	10,000	LEARN
What will our yield be?	Algorithm that correlates many variables to yield	Statistical/ Machine Learning	At current conditions, yield will be at 90% with 10% loss expected	MORE IN The Next Slides
Which widgets have visual defects?	Algorithm that learns to identify defects in images	Deep Learning	Widget 1003, Widget 1094	ULIDEU



Algorithms designed to deliver better insight with more data Neural networks used to infer meaning from large dense datasets

AI CLOSER LOOK



Hybrid of analytics & AI techniques designed to find meaning in diverse datasets

**Regression** (Linear/Logistic)

**Classification** (Support Vector Machines/SVM, Naïve Bayes)

**Clustering** (Hierarchical, Bayesian, K-Means, DBSCAN)

**Decision Trees** (RandomForest)

**Extrapolation** (Hidden Markov Models/HMM)

More...

Image Recognition (Convolutional Neural Networks/CNN, Single-Shot Detector/SSD)

**Speech Recognition** (Recurrent Neural Network/RNN)

Natural Language Processing (Long-Short Term Memory/LSTM)

**Data Generation** (Generative Adversarial Networks/GAN)

**Recommender System** (Multi-Layer Perceptron/MLP)

Time-Series Analysis (LSTM, RNN) Reinforcement Learning (CNN, RNN) More... Associative Memory (Intel<sup>®</sup> Saffron Al memory base)


← See also: machine & deep learning techniques

More...



## **DEEP LEARNING BASICS**







Training with a large data set AND deep (many layered) neural network often leads to the highest accuracy inference





## **DEEP LEARNING GLOSSARY**

MKL-DNN DAAL Spark MlLib Scikit-Learn Intel® Mahout Distribution for Python Pandas

I IRRARY

Hardware-optimized mathematical and other primitive functions that are commonly used in machine & deep learning algorithms, topologies & frameworks



Open-source software environments that facilitate deep learning model development & deployment through built-in components and the ability to customize code



Wide variety of algorithms modeled loosely after the human brain that use neural networks to recognize complex patterns in data that are otherwise difficult to reverse engineer

### Translating common deep learning terminology

### **DEEP LEARNING USAGES & KEY TOPOLOGIES**

#### Image Recognition

Resnet-50 Inception V3 MobileNet SqueezeNet

#### **Object Detection**

**R-FCN Faster-RCNN** Yolo V2 SSD-VGG16, SSD-MobileNet

#### Image Segmentation

Mask R-CNN



#### Language Translation

GNMT



#### Text to Speech

Wavenet



### **Recommendation System**

Wide & Deep, NCF




### There are many deep learning usages and topologies for each



## **DEEP LEARNING BREAKTHROUGHS**

Machines able to meet or exceed human image & speech recognition



166


Source: ILSVRC ImageNet winning entry classification error rate each year 2010-2016 (Left), https://www.microsoft.com/en-us/research/blog/microsoft-researchers-achieve-new-conversational-speech-recognition-milestone/ (Right)

## HARDWARE

### Multi-purpose to purpose-built AI compute from cloud to device







All products, computer systems, dates, and figures are preliminary based on current expectations, and are subject to change without notice.





inside

# HARDWARE

### Multi-purpose to purpose-built AI compute from device to cloud





All products, computer systems, dates, and figures are preliminary based on current expectations, and are subject to change without notice.

- Varies to <1ms ——






# HARDWARF

### Multi-purpose to purpose-built AI compute from device to cloud



169



**ONE SIZE DOES NOT FIT ALL** 

<sup>1</sup>GNA=<u>G</u>aussian <u>N</u>eural <u>A</u>ccelerator All products, computer systems, dates, and figures are preliminary based on current expectations, and are subject to change without notice. Images are examples of intended **(B\_2O1)**-**Intel/Gorporation**e list.



### Bring Your AI Vision to Life Using Our Complete Portfolio

DATA Intel analytics ecosystem to get your data ready **SOLUTIONS** Partner ecosystem to facilitate AI in finance, health, retail, industrial & more

**TOOLS** Software to accelerate development and deployment of real solutions

HARDWARE Multi-purpose to purpose-built AI compute from cloud to device **FUTURE** 

Driving AI forward through R&D, investments and policy





# **APPENDIX C – CONFIGURATION DETAILS**

#### Configurations for Continued Innovation Driving DL Gains on Xeon<sup>®</sup> (March 2019)

1x inference throughput improvement on Intel® Xeon® Platinum 8180 processor (July 2017) baseline : \_Tested by Intel as of July 11<sup>th</sup> 2017: Platform: 2S Intel® Xeon® Platinum 8180 CPU @ 2.50GHz (28 cores), HT disabled, turbo disabled, scaling governor set to "performance" via intel\_pstate driver, 384GB DDR4-2666 ECC RAM. CentOS Linux release 7.3.1611 (Core), Linux kernel 3.10.0-514.10.2.el7.x86\_64. SSD: Intel® SSD DC S3700 Series (800GB, 2.5in SATA 6Gb/s, 25nm, MLC). Performance measured with: Environment variables: KMP\_AFFINITY='granularity=fine, compact', OMP\_NUM\_THREADS=56, CPU Freq set with cpupower frequency-set -d 2.5G -u 3.8G -g performance. Caffe: (http://github.com/intel/caffe/), revision f96b759f71b2281835f690af267158b82b150b5c. Inference measured with "caffe time --forward\_only" command, training measured with "caffe time" command. For "ConvNet" topologies, synthetic dataset was used. For other topologies, data was stored on local storage and cached in memory before training. Topology specs from <a href="https://github.com/intel/caffe/tree/master/models/intel\_optimized\_models">https://github.com/intel/caffe/tree/master/models/intel\_optimized\_models</a> (ResNet-50), and <a href="https://github.com/sourith/convnet-benchmarks/tree/master/caffe/imagenet\_winners">https://github.con/sourith/convnet-benchmarks/tree/master/caffe/imagenet\_winners</a> (ConvNet benchmarks; files were updated to use newer Caffe prototxt format but are functionally equivalent). Intel C++ compiler ver. 17.0.2 20170213, Intel MKL small libraries version 2018.0.20170425. Caffe run with "numactl -I".

5.7x inference throughput improvement on Intel® Xeon® Platinum 8180 processor (December 2018) with continued optimizations : Tested by Intel as of November 11<sup>th</sup> 2018 : 2 socket Intel(R) Xeon(R) Platinum 8180 CPU @ 2.50GHz / 28 cores HT ON , Turbo ON Total Memory 376.46GB (12slots / 32 GB / 2666 MHz). CentOS Linux-7.3.1611-Core, kernel: 3.10.0-862.3.3.el7.x86\_64, SSD sda RS3WC080 HDD 744.1GB,sdb RS3WC080 HDD 1.5TB,sdc RS3WC080 HDD 5.5TB , Deep Learning Framework Intel® Optimization for caffe version: 551a53d63a6183c233abaa1a19458a25b672ad41 Topology::ResNet\_50\_v1 BIOS:SE5C620.86B.00.01.0014.070920180847 MKLDNN: 4e333787e0d666a1dca1218e99a891d493dbc8ef1 instances: 2 instances socket: 2 (Results on Intel® Xeon® Scalable Processor were measured running multiple instances of the framework. Methodology described here: https://software.intel.com/en-us/articles/boosting-deep-learning-training-inference-performance-on-xeon-and-xeon-phi) Synthetic data. Datatype: INT8 Batchsize=64 vs Tested by Intel as of July 11<sup>th</sup> 2017:2S Intel® Xeon® Platinum 8180 CPU @ 2.50GHz (28 cores), HT disabled, turbo disabled, scaling governor set to "performance" via intel\_pstate driver, 384GB DDR4-2666 ECC RAM. CentOS Linux release 7.3.1611 (Core), Linux kernel 3.10.0-514.10.2.el7.x86\_64. SSD: Intel® SSD DC S3700 Series (800GB, 2.5in SATA 6Gb/s, 25nm, MLC). Performance measured with: Environment variables: KMP\_AFFINITY='granularity=fine, compact', OMP\_NUM\_THREADS=56, CPU Freq set with cpupower frequency-set -d 2.5G -u 3.8G -g performance. Caffe: (http://github.com/intel/caffe/), revision f96b759f71b2281835f690af267158b82b150b5c. Inference measured with "caffe time --forward\_only" command, training measured with "caffe time" command. For "ConVNet" topologies, synthetic dataset was used. For other topologies, data was stored on local storage and cached in memory before training. Topology speces from

https://github.com/intel/caffe/tree/master/models/intel\_optimized\_models (ResNet-50). Intel C++ compiler ver. 17.0.2 20170213, Intel MKL small libraries version 2018.0.20170425. Caffe run with "numactl -!".

14x inference throughput improvement on Intel® Xeon® Platinum 8280 processor with Intel® DL Boost: Tested by Intel as of 2/20/2019. 2 socket Intel® Xeon® Platinum 8280 Processor, 28 cores HT On Turbo ON Total Memory 384 GB (12 slots/ 32GB/ 2933 MHz), BIOS: SE5C620.86B.0D.01.0271.120720180605 (ucode: 0x200004d), Ubuntu 18.04.1 LTS, kernel 4.15.0-45-generic, SSD 1x sda INTEL SSDSC2BA80 SSD 745.2GB, nvme1n1 INTEL SSDPE2KX040T7 SSD 3.7TB, Deep Learning Framework: Intel® Optimization for Caffe version: 1.1.3 (commit hash: 7010334f159da247db3fe3a9d96a3116ca06b09a), ICC version 18.0.1, MKL DNN version: v0.17 (commit hash: 830a10059a018cd2634d94195140cf2d8790a75a, model: <u>https://github.com/intel/caffe/blob/master/models/int8/resnet50\_int8\_full\_conv.prototxt</u>, BS=64, syntheticData, 4 instance/2 socket, Datatype: INT8 vs Tested by Intel as of July 11<sup>th</sup> 2017: 2S Intel® Xeon® Platinum 8180 CPU @ 2.50GHz (28 cores), HT disabled, turbo disabled, scaling governor set to "performance" via intel\_pstate driver, 384GB DDR4-2666 ECC RAM. CentOS Linux release 7.3.1611 (Core), Linux kernel 3.10.0-514.10.2.el7.x86\_64. SSD: Intel® SSD DC S3700 Series (800GB, 2.5in SATA 6Gb/s, 25nm, MLC). **Performance measured with**: Environment variables: KMP\_AFFINITY='granularity=fine, compact', OMP\_NUM\_THREADS=56, CPU Freq set with coupower frequency-set -d 2.5G -u 3.8G -g performance. Caffe: (<u>http://github.com/intel/caffe/</u>), revision f96b759f71b2281835f690af267158b82b150b5c. Inference measured with "caffe time -forward\_only" command, training measured with "caffe time" command. For "ConvNet" topologies, synthetic dataset was used. For other topologies, data was stored on local storage and cached in memory before training. Topology specs from <u>https://github.com/intel/caffe/tree/master/models/intel\_optimized\_models</u> (ResNet-50), Intel C++ compiler ver. 17.0.2 20170213, Intel MKL small libraries version 2018.0.20170425. Caffe run with "numactl -l".

30x inference throughput improvement on Intel® Xeon® Platinum 9282 processor with Intel® DL Boost: Tested by Intel as of 2/26/2019. Platform: Dragon rock 2 socket Intel® Xeon® Platinum 9282(56 cores per socket), HT ON, turbo ON, Total Memory 768 GB (24 slots/ 32 GB/ 2933 MHz), BIOS:SE5C620.86B.0D.01.0241.112020180249, Centos 7 Kernel 3.10.0-957.5.1.el7.x86\_64, Deep Learning Framework: Intel® Optimization for Caffe version: https://github.com/intel/caffe d554cbf1. ICC 2019.2.187, MKL DNN version: v0.17 (commit hash: 830a10059a018cd2634d94195140cf2d8790a75a), model:

https://github.com/intel/caffe/blob/master/models/intel\_optimized\_models/int8/resnet50\_int8\_full\_conv\_prototxt, BS=64, No datalayer syntheticData:3x224x224, 56 instance/2 socket, Datatype: INT8 vs Tested by Intel as of July 11<sup>th</sup> 2017: 2S Intel® Xeon® Platinum 8180 CPU @ 2.50GHz (28 cores), HT disabled, turbo disabled, scaling governor set to "performance" via intel\_pstate driver, 384GB DDR4-2666 ECC RAM. CentOS Linux release 7.3.1611 (Core), Linux kernel 3.10.-514.10.2.el7.x86\_64. SSD: Intel® SSD DC S3700 Series (800GB, 2.5in SATA 6Gb/s, 25nm, MLC). **Performance measured with**: Environment variables: KMP\_AFFINITY='granularity=fine, compact', OMP\_NUM\_THREADS=56, CPU Freq set with cpupower frequency-set -d 2.5G -u 3.8G -g performance. Caffe: (<u>http://github.com/intel/caffe/</u>), revision f96b759f71b2281835f690af267158b82b150b5c. Inference measured with "caffe time --forward\_only" command, training measured with "caffe time" command. For "ConvNet" topologies, synthetic dataset was used. For other topologies, data was stored on local storage and cached in memory before training. Topology specs from https://oithub.com/intel/caffe/tree/master/models/intel\_optimized\_models (ResNet-50).. Intel C++ compiler ver. 17.0.2 20170213. Intel MKL small libraries version 2018.0.20170425. Caffe run with "numactl -!".



### **CONFIGURATION DETAILS**

This document contains information on products, services and/or processes in development. All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest forecast, schedule, specifications and roadmaps.

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Learn more at intel.com, or from the OEM or retailer. No computer system can be absolutely secure.

Tests document performance of components on a particular test, in specific systems. Differences in hardware, software, or configuration will affect actual performance. Consult other sources of information to evaluate performance as you consider your purchase. For more complete information about performance and benchmark results, visit <u>http://www.intel.com/performance</u>.

Cost reduction scenarios described are intended as examples of how a given Intel-based product, in the specified circumstances and configurations, may affect future costs and provide cost savings. Circumstances will vary. Intel does not guarantee any costs or cost reduction.

Statements in this document that refer to Intel's plans and expectations for the quarter, the year, and the future, are forward-looking statements that involve a number of risks and uncertainties. A detailed discussion of the factors that could affect Intel's results and plans is included in Intel's SEC filings, including the annual report on Form 10-K.

The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

Intel does not control or audit third-party benchmark data or the web sites referenced in this document. You should visit the referenced web site and confirm whether referenced data are accurate.

Intel, the Intel logo, Intel inside, the Intel inside logo, Xeon, the Xeon logo, Xeon Phi, the Xeon Phi logo, Core, the Core logo, Atom, the Atom logo, Movidius, the Movidius logo, Stratix, the Stratix logo, Arria, the Arria logo, Myriad, Nervana and others are trademarks of Intel Corporation in the U.S. and/or other countries.

\*Other names and brands may be claimed as the property of others.

Optimization Notice: Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice. Notice Revision #20110804.

Results have been estimated or simulated using internal Intel analysis or architecture simulation or modeling, and provided to you for informational purposes. Any differences in your system hardware, software or configuration may affect your actual performance.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more complete information visit



#### Configuration: AI Performance - Software + Hardware

#### INFERENCE using FP32 Batch Size Caffe GoogleNet v1 128 AlexNet 256.

The benchmark results may need to be revised as additional testing is conducted. The results depend on the specific platform configurations and workloads utilized in the testing, and may not be applicable to any particular user's components, computer system or workloads. The results are not necessarily representative of other benchmarks and other benchmark results may show greater or lesser impact from mitigations. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more complete information visit http://www.intel.com/performance Source: Intel measured as of June 2017 Optimization Notice: Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessors-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

#### Configurations for Inference throughput

Platform :2 socket Intel(R) Xeon(R) Platinum 8180 CPU @ 2.50GHz / 28 cores HT ON , Turbo ON Total Memory 376.28GB (12slots / 32 GB / 2666 MHz),4 instances of the framework, CentOS Linux-7.3.1611-Core , SSD sda RS3WC080 HDD 744.1GB,sdb RS3WC080 HDD 1.5TB,sdc RS3WC080 HDD 5.5TB , Deep Learning Framework caffe version: a3d5b022fe026e9092fc7abc7654b1162ab9940d Topology:GoogleNet v1 BIOS:SE5C620.86B.00.01.0004.071220170215 MKLDNN: version: 464c268e544bae26f9b85a2acb9122c766a4c396 NoDataLayer. Measured: 1449.9 imgs/sec vs Platform: 2S Intel® Xeon® CPU E5-2699 v3 @ 2.30GHz (18 cores), HT enabled, turbo disabled, scaling governor set to "performance" via intel\_pstate driver, 64GB DDR4-2133 ECC RAM. BIOS: SE5C610.86B.01.01.0024.021320191901, CentOS Linux-7.5.1804(Core) kernel 3.10.0-862.3.2.eI7.x86\_64, SSD sdb INTEL SSDSC2BW24 SSD 223.6GB. Framework BVLC-Caffe: https://github.com/BVLC/caffe, Inference & Training measured with "caffe time" command. For "ConvNet" topologies, dummy dataset was used. For other topologies, data was stored on local storage and cached in memory before training. BVLC Caffe (http://github.com/BVLC/caffe), revision 2a1c552b66f026c7508d390b526f2495ed3be594

#### Configuration for training throughput:

Platform :2 socket Intel(R) Xeon(R) Platinum 8180 CPU @ 2.50GHz / 28 cores HT ON , Turbo ON Total Memory 376.28GB (12slots / 32 GB / 2666 MHz),4 instances of the framework, CentOS Linux-7.3.1611-Core , SSD sda RS3WC080 HDD 744.1GB,sdb RS3WC080 HDD 1.5TB,sdc RS3WC080 HDD 5.5TB , Deep Learning Framework caffe version: a3d5b022fe026e9092fc7abc765b1162ab9940d Topology:alexnet BIOS:SE5C620.86B.00.01.0004.071220170215 MKLDNN: version: 464c268e544bae26f9b85a2acb9122c766a4c396 NoDataLayer. Measured: 1257 imgs/sec vs Platform: 2S Intel® Xeon® CPU E5-2699 v3 @ 2.30GHz (18 cores), HT enabled, turbo disabled, scaling governor set to "performance" via intel\_pstate driver, 64GB DDR4-2133 ECC RAM. BIOS: SE5C610.86B.01.01.0024.021320191901, CentOS Linux-7.5.1804(Core) kernel 3.10.0-862.3.2.eI7.x86\_64, SSD sdb INTEL SSDSC2BW24 SSD 223.6GB. Framework BVLC-Caffe: <a href="https://github.com/BVLC/caffe">https://github.com/BVLC/caffe</a>, Inference & Training measured with "caffe time" command. For "ConvNet" topologies, durmy dataset was used. For other topologies, data was stored on local storage and cached in memory before training. BVLC Caffe (<a href="https://github.com/BVLC/caffe">https://github.com/BVLC/caffe</a>, revision 2a1c552b66f026c7508d390b526f2495ed3be594



INFERENCE using FP32 Batch Size Caffe GoogleNet v1 128 AlexNet 256.

The benchmark results may need to be revised as additional testing is conducted. The results depend on the specific platform configurations and workloads utilized in the testing, and may not be applicable to any particular user's components, computer system or workloads. The results are not necessarily representative of other benchmarks and other benchmark results may show greater or lesser impact from mitigations. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more complete information visit http://www.intel.com/performance Source: Intel measured as of June 2017 Optimization Notice: Intel's compilers may or may not optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessors. Certain optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

#### **Configurations for Inference throughput**

Platform :2 socket Intel(R) Xeon(R) Platinum 8180 CPU @ 2.50GHz / 28 cores HT ON , Turbo ON Total Memory 376.28GB (12slots / 32 GB / 2666 MHz),4 instances of the framework, CentOS Linux-7.3.1611-Core , SSD sda RS3WC080 HDD 744.1GB,sdb RS3WC080 HDD 1.5TB,sdc RS3WC080 HDD 5.5TB , Deep Learning Framework caffe version: a3d5b022fe026e9092fc7abc7654b1162ab9940d Topology:GoogleNet v1 BIOS:SE5C620.86B.00.01.0004.071220170215 MKLDNN: version: 464c268e544bae26f9b85a2acb9122c766a4c396 NoDataLayer. Measured: 1449.9 imgs/sec vs Platform: 2S Intel<sup>®</sup> Xeon<sup>®</sup> CPU E5-2699 v3 @ 2.30GHz (18 cores), HT enabled, turbo disabled, scaling governor set to "performance" via intel\_pstate driver, 64GB DDR4-2133 ECC RAM. BIOS: SE5C610.86B.01.01.0024.021320181901, CentOS Linux-7.5.1804(Core) kernel 3.10.0-862.32.eI7.x86\_64, SSD sdb INTEL SSDSC2BW24 SSD 223.6GB. Framework BVLC-Caffe: https://github.com/BVLC/caffe, Inference & Training measured with "caffe time" command. For "ConvNet" topologies, dummy dataset was used. For other topologies, data was stored on local storage and cached in memory before training. BVLC Caffe (http://github.com/BVLC/caffe), revision 2a1c552b66f026c7508d390b526f2495ed3be594

#### Configuration for training throughput:

Platform :2 socket Intel(R) Xeon(R) Platinum 8180 CPU @ 2.50GHz / 28 cores HT ON , Turbo ON Total Memory 376.28GB (12slots / 32 GB / 2666 MHz),4 instances of the framework, CentOS Linux-7.3.1611-Core , SSD sda RS3WC080 HDD 744.1GB,sdb RS3WC080 HDD 1.5TB,sdc RS3WC080 HDD 5.5TB , Deep Learning Framework caffe version: a3d5b022fe026e9092fc7abc765b1162ab9940d Topology:alexnet BIOS:SE5C620.86B.00.01.0004.071220170215 MKLDNN: version: 464c268e544bae26f9b85a2acb9122c766a4c396 NoDataLayer. Measured: 1257 imgs/sec vs Platform: 2S Intel® Xeon® CPU E5-2699 v3 @ 2.30GHz (18 cores), HT enabled, turbo disabled, scaling governor set to "performance" via intel\_pstate driver, 64GB DDR4-2133 ECC RAM. BIOS: SE5C610.86B.01.01.0024.021320181901, CentOS Linux-7.5.1804(Core) kernel 3.10.0-862.3.2.el7.x86\_64, SSD sdb INTEL SSDSC2BW24 SSD 223.6GB. Framework BVLC-Caffe: <a href="https://github.com/BVLC/caffe">https://github.com/BVLC/caffe</a>, Inference & Training measured with "caffe time" command. For "ConvNet" topologies, dummy dataset was used. For other topologies, data was stored on local storage and cached in memory before training. BVLC Caffe (<a href="http://github.com/BVLC/caffe">http://github.com/BVLC/caffe</a>, revision 2a1c552b66f026c7508d390b526f2495ed3be594



#### 1.4x training throughput improvement in August 2018:

Tested by Intel as of measured August 2<sup>nd</sup> 2018. Processor: 2 socket Intel(R) Xeon(R) Platinum 8180 CPU @ 2.50GHz / 28 cores HT ON , Turbo ON Total Memory 376.46GB (12slots / 32 GB / 2666 MHz). CentOS Linux-7.3.1611-Core kernel 3.10.0-693.11.6.el7.x86\_64, SSD sda R53WC080 HDD 744.1GB,sdb R53WC080 HDD 1.5TB,sdc R53WC080 HDD 5.5TB , Deep Learning Framework Intel® Optimizations for caffe version:a3d5b022fe026e9092fc7abc7654b1162ab9940d Topology::resnet\_50 BIOS:E5C620.86B.00.01.0013.030920180427 MKLDNN: version: 464c268e544bae26f9b85a2acb912c766a4c396 NoDataLayer. Measured: 123 imgs/sec vs Intel tested July 11th 2017 Platform: Platform: 2S Intel® Xeon® Platinum 8180 CPU @ 2.50GHz (28 cores), HT disabled, turbo disabled, scaling governor set to "performance" via intel\_pstate driver, 384GB DDR4-2666 ECC RAM. CentOS Linux release 7.3.1611 (Core), Linux kernel 3.10.0-514.10.2.el7.x86\_64. SSD DC S3700 Series (800GB, 2.5in SATA 6Gb/s, 25nm, MLC).Performance measured with: Environment variables: KMP\_AFFINITY='granularity=fine, compact', OMP\_NUM\_THREADS=56, CPU Freq set with cpupower frequency-set -d 2.5G -u 3.8G -g performance. Caffe: (http://github.com/intel/caffe/), revision f96b759f71b2281835f690af267158b82b150b5c. Inference measured with "caffe time" command. For "ConvNet" topologies, dummy dataset was used. For other topologies, data was stored on local storage and cached in memory before training. Topology specs from https://github.com/intel/caffe/tree/master/caffe/imagenet\_winters (GovyLet, AlexNet, and ResNet-50), https://github.com/intel/caffe/tree/master/models/default\_vgg\_19 (VGG-19), and https://github.com/soumith/convnet-benchmarks/tree/anster/caffe/imagenet\_winters (ConvNet benchmarks; files were updated to use newer Caffe protoxt format but are functionally equivalent). Intel C++ compiler ver. 17.0.2 20170213, Intel MKL small libraries version 2018.0.20170425. Caffer run with "numactl -l".

#### 5.4x inference throughput improvement in August 2018:

Tested by Intel as of measured July 26<sup>th</sup> 2018 :2 socket Intel(R) Xeon(R) Platinum 8180 CPU @ 2.50GHz / 28 cores HT ON , Turbo ON Total Memory 376.46GB (12slots / 32 GB / 2666 MHz). CentOS Linux-7.3.1611-Core, kernet: 3.10.0-862.3.3.el7.x86\_64, SSD sda R53WC080 HDD 744.1GB,sdb R53WC080 HDD 1.5TB,sdc R53WC080 HDD 5.5TB , Deep Learning Framework Intel<sup>®</sup> Optimized caffe version:a3d5b022fe026e9092fc7abc7654b1162ab9940d Topology::resnet\_50\_v1 BIOS:SE5C620.86B.00.10.013.030920180427 MKLDNN: version:464c268e544bae26f9b85a2acb9122c766a4c396 instances: 2 instances socket: 2 (Results on Intel<sup>®</sup> Xeon<sup>®</sup> Scalable Processor were measured running multiple instances of the framework. Methodology described here: https://software.intel.com/en-us/articles/boosting-deep-learning-training-inference-performance-on-xeon-and-xeon-phi) NoDataLayer. Datatype: INT8 Batchsize=64 Measured: 1233.39 imgs/sec vs Tested by Intel as of July 11<sup>th</sup> 2017:25 Intel<sup>®</sup> Xeon<sup>®</sup> Platinum 8180 CPU @ 2.50GHz (28 cores), HT disabled, turbo disabled, scaling governor set to "performance" via intel\_pstate driver, 384GB DDR4-2666 ECC RAM. CentOS Linux release 7.3.1611 (Core), Linux kernel 3.10.0-514.10.2.el7.x86\_64. SSD: Intel<sup>®</sup> SSD DC S3700 Series (800GB, 2.5in SATA 6Gb/s, 25nm, MLC).**Performance measured with**: Environment variables: KMP\_AFFINITY='granularity=fine, compact', OMP\_NUM\_THREADS=56, CPU Freq set with coupower frequency-set -d 2.5G -u 3.8G -g performance. Caffe: (http://github.com/intel/caffe/), revision f96b759f71b2281835f690af267158b82b150b5c. Inference measured with "caffe time --forward\_only" command, training measured with "caffe time" command. For "ConvNet" topologies, dummy dataset was used. For other topologies, data was stored on local storage and cached in memory before training. Topology specs from https://github.com/intel/caffe/tree/master/models/intel\_optimized\_models (ResNet-50). Intel C++ compiler ver. 17.0.2 20170213. Intel MKL Small libraries version 2018.0.20170425. Caffe run with "numact1-I".

#### 11X inference thoughput improvement with CascadeLake:

Future Intel Xeon Scalable processor (codename Cascade Lake) results have been estimated or simulated using internal Intel analysis or architecture simulation or modeling, and provided to you for informational purposes. Any differences in your system hardware, software or configuration may affect your actual performance vs Tested by Intel as of July 11<sup>th</sup> 2017: 2S Intel® Xeon® Platinum 8180 CPU @ 2.50GHz (28 cores), HT disabled, turbo disabled, scaling governor set to "performance" via intel\_pstate driver, 384GB DDR4-2666 ECC RAM. CentOS Linux release 7.3.1611 (Core), Linux kernel 3.10.0-514.10.2.el7.x86\_64. SSD: Intel® SSD DC S3700 Series (800GB, 2.5in SATA 6Gb/s, 25nm, MLC).**Performance measured with**: Environment variables: KMP\_AFFINITY='granularity=fine, compact', OMP\_NUM\_THREADS=66, CPU Freq set with coupower frequency-set -d 2.5G -u 3.8G -g performance. Caffe: (http://github.com/intel/caffe/), revision f966759f71b2281835f690af267158b82b150b5c. Inference measured with "caffe time --forward\_only" command, training measured with "caffe time" command. For "ConvNet" topologies, dummy dataset was used. For other topologies, data was stored on local storage and cached in memory before training. Topology specs from https://github.com/intel/caffe/tree/master/models/intel\_optimized\_models (ResNet-50)... Intel C++ compiler ver. 17.0.2 20170213. Intel MKL small libraries version 2018.0.20170425. Caffe run with "numactl -l".



#### Intel® Arria® 10 – 1150 FPGA energy efficiency on Caffe/AlexNet up to 25 img/s/w with FP16 at 297MHz

Vanilla AlexNet Classification Implementation as specified by http://www.cs.toronto.edu/~fritz/absps/imagenet.pdf, Training Parameters taken from Caffe open-source Framework are 224x224x3 Input, 1000x1 Output, FP16 with Shared Block-Exponents, All compute layers (incl. Fully Connected) done on the FPGA except for Softmax, Arria 10-1150 FPGA, -1 Speed Grade on Altera PCIe DevKit with x72 DDR4 @ 1333 MHz, Power measured through on-board power monitor (FPGA POWER ONLY), ACDS 16.1 Internal Builds + OpenCL SDK 16.1 Internal Build, Compute machine is an HP Z620 Workstation, Xeon E5-1660 at 3.3 GHz with 32GB RAM. The Xeon is not used for compute.



### DETAILS ON INTEL<sup>®</sup> AGILEX<sup>™</sup> FPGA PERFORMANCE, POWER AND SOFTWARE SUPPORT NUMBERS

#### (1) Up to 40% Higher Performance Compared to Intel Stratix 10 FPGAs

Derived from benchmarking an example design suite comparing maximum clock speed (Fmax) achieved in Intel Stratix 10 devices with the Fmax achieved in Intel Agilex devices, using Intel Quartus Prime Software. On average, designs running in the fastest speed grade of Intel Agilex FPGAs achieve a 40% improvement in Fmax compared to the same designs running in the most popular speed grade of Stratix 10 devices (-2 speed grade), tested February 2019.

#### (2) Up to 40% Lower Total Power Compared to Intel Stratix 10 FPGAs

Derived from benchmarking an example design suite comparing total power estimates of each design running in Intel Stratix 10 FPGAs compared to the total power consumed by the same design running in Intel Agilex FPGAs. Power estimates of Intel Stratix 10 FPGA designs are obtained from Intel Stratix 10 Early Power Estimator; power estimates for Intel Agilex FPGA designs are obtained using internal Intel analysis and architecture simulation and modeling, tested February 2019.

#### (3) Up to 40 TFLOPs of DSP Performance (FP16 Configuration)

Each Intel Agilex DSP block can perform two FP16 floating-point operations (FLOPs) per clock cycle. Total FLOPs for FP16 configuration is derived by multiplying 2x the maximum number of DSP blocks to be offered in a single Intel Agilex FPGA by the maximum clock frequency that will be specified for that block.

#### (4) Up to 92 TOPs of DSP Performance (INT8 Configuration)

Each Intel Agilex DSP block can perform eight INT8 operations per clock cycle. Total TOPs for INT8 configuration is derived by multiplying 8x the maximum number of DSP blocks to be offered in a single Intel Agilex FPGA by the maximum clock frequency that will be specified for that block.

#### (5) 30% Improvement in Compile Times / 15% Improvement in Memory Utilization

Comparison is made between Intel Quartus Prime Software 18.1 and Intel Quartus Prime 19.1. Derived from benchmarking an example design suite comparing compile times and memory utilization for designs in Intel Quartus Prime Software 18.1 with compile times and memory utilization for same designs in Intel Quartus Prime Software 19.1, tested February 2019.

Results have been estimated or simulated using internal Intel analysis, architecture simulation, and modeling, and provided to you for informational purposes. Any differences in your system hardware, software or configuration may affect your actual performance.

### LEGAL NOTICES & DISCLAIMERS

This document contains information on products, services and/or processes in development. All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest forecast, schedule, specifications and roadmaps.

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Learn more at intel.com, or from the OEM or retailer. No computer system can be absolutely secure.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors.

Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more complete information visit www.intel.com/benchmarks.

Cost reduction scenarios described are intended as examples of how a given Intel-based product, in the specified circumstances and configurations, may affect future costs and provide cost savings. Circumstances will vary. Intel does not guarantee any costs or cost reduction.

The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document. Intel does not control or audit third-party benchmark data or the web sites referenced in this document. You should visit the referenced web site and confirm whether referenced data are accurate.

Intel, the Intel logo, Atom, Xeon and others are trademarks of Intel Corporation in the U.S. and/or other countries. \*Other names and brands may be claimed as the property of others.



### LEGAL NOTICES & DISCLAIMERS

#### **FTC Optimization Notice**

If you make any claim about the performance benefits that can be achieved by using Intel software developer tools (compilers or libraries), you must use the entire text on the same viewing plane (slide) as the claim.

Optimization Notice: Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice Revision #20110804

