



- Full systems modeling
  - Earth systems: Complex Climate Models
  - Biological systems: Human Microbiome Modeling
  - Complex Engineering Systems: Aircraft, Power Plant etc.
  - Environmental modeling like distribution of Micro-Plastics
  - Novel Drug designs, Material designs (Inverse problems)

- They span across several orders of magnitude space and time scales
- Span across large number of physical, chemical, quantum phenomena
- Example could be influence of Aerosols to Ocean Circulation

At the same time silicon process technologies running out of steam

- Classic brute force ModSim algorithms may not be sufficient or possible
- Classic Fortran + MPI is not sufficient.
- Homogeneous CPU Nodes or GPU Nodes are not sufficient
- Homogeneous ModSim clusters may not be sufficient

- Data and Algorithms (ML/DL) to the rescue
- ModSim + ML/DL + Data

► ML/DL is rapidly becoming the 4<sup>th</sup> pillar of Scientific Discovery


Approximations in Mod-Sim, Inverse problems, Insights from experimental/empirical data etc.

- Protein Structure Prediction became a solved problem
- Sub-Seasonal Forecast Competition is won by MSFT ML/DL Team
- Physics informed NNs in CFD



### AI INTRODUCES NEW USE CASES FOR SCIENCE AND ENGINEERING

Al Bridges the Gap Between Simulation and Real-Time



### Chemical and Material Discovery is about to have its ChatGPT moment


The pace is changing from years to months on new datasets and models.

#### Last 6 months

#### Not Exhaustive

#### Age of accelerating Al/GenAl breakthroughs for chemicals and materials discovery

Yearly trend in publications






GNoME/Deepmind Nov' 2023

MatterGen/MSFT Dec' 2023



MACE-MP-0 (Academia/SCC ) March 2024





May 2024

CatTSunami /Meta May 2024

💿 NVIDIA

MatterSim/MSFT

Leaderboard for Al models for Material


Discovery: https://matbenchdiscovery.materialsproject.org/




Source: Press search

### AI ALGORITHMS EVOLVING AT UNPRECEDENTED PACE

# FourCastNet High Resolution for Data-Driven Weather Models




# Digital Twin For Science







- Supercomputers may need to integrate with sensor networks
- High throughput scientific instruments
- Most importantly, capable of solving HPC + ML in a tightly coupled loop

### Workloads of the Modern Supercomputer











# **MOORE'S OBSERVATION**

42 Years of Microprocessor Trend Data



Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten New plot and data collected for 2010-2017 by K. Bunp



Original:

- Transistor density doubles
- Power stays same and Cost stays same
- Last two are gone
  - Due to loss of Dennard scaling and Litho and other process complexities
- Different features scale differently with process
  - Logic, SRAM, Wires, and IOs
    - Distorting over time






# ENERGY DOMINATED BY MEMORY AND DATA

lws

70 fJ/MAC35 fJ/OP29 TOPS/W



### **MORE THAN MOORE**

- Nvidia maintains "More than Moore" by optimizing
  - End-to-End mapping of Applications to Supercomputing System
  - PESAlgorithmic, SW, architectural, Packaging, Process Technology
  - Try to maintain 2X to 6X Gen-to-Gen perf improvement
  - Requires close collaboration with HPC/ML/DL Community
  - Transformer Acceleration in Hopper is the best recent example

ATPESC24 ATPESC24 ATPESC24

ATPES FLOPs not executed, Bytes that are not moved are the best FLOPs and Bytes

ATPESC24 ATPESC24 ATPESC24 ATPESC24

ATPESC24 ATPESC24 ATPESC24






### NV ARM OVERVIEW

ATPESC24

#### Server Class ARM CPU

- 64bit Server Class Core and SoC
  - Arm V9.0 ISA Compliant aarch64 core
  - Full SVE-2 Vector Extensions support, inclusive of NEON instructions
  - Supports 48-bit Virtual and 48-bit Physical address space
- Balanced architecture between Single Core Perf, Core count,
   Memory and IO subsystems
- Supports Arm Server ready (SBSA), Boot compliant (SBBR) and manageability (SBMG) open standards
  - ATELINUX, system management, HPC stacks will run out of the box



ATPESC24

ATPESC24

ATPESC24

ATPFSC24

### ATPESC24 ATPESC24

## NVIDIA ARM CORE

### ATPESC24

### Optimized for Single Thread Performance

#### Scalar Side

- Wide Super Scalar OoO single-threaded high performance Core Pipeline
  - Supporting Multi-stage branch prediction and advanced prefetching algorithms
  - 1LD + 4LD/ST pipes, 6 ALU pipes
- 64B Cacheline
- ► 64KB L1ICache, 64KB L1DCache
- 1MB Private L2Cache

ATPESC24
ATPESC24

ATPESC24


#### Vector Side

- Four 128-bit SVE2 Execution pipes capable of 16 DP FLOPS per Cycle FS 7 4
- Support 64bit, 32bit, 16bit and bfloat16 FP and int8
- Complex datatypes and math
- Enables easier vectorization through Predicate and mask instructions
- Lane widening and narrowing instructions
- Classic and non-temporal Gather Load and Scatter Store instructions
- TPES Crypto extensions ATPESC24

### **PROCESSOR SOC**


Augmented custom logic to support memory movement

- Monolithic SoC
  - Up to 117MB shared L3 cache
  - >3TB/s on-die mesh bisection BW
- Extensive set of Core and un-Core perf counters
- Thermal monitoring and power management
- DVFS support with multiple voltage domain
- Individual core power and clock gating support
- Tx and Rx paths optimized for 400Gbps fabric
- ARM V9 ISA virtualization and security support
- Custom SoC level logic support for GPUDirect, CPU-GPU memovement and synchronization
- ► 120GB, 240GB, 480GB LPDDR5 CapaATPESC24es supported



# **NVIDIA Grace and Grace Hopper**

High Performance for an Energy Constrained World



Best HPC CPU & GPU In One 900 GB/s coherent interface 70TF FP64 | 2PF AI | 600 GB Memory


Grace CPU Superchip

High-performance CPU for HPC and cloud computing

**Grace Hopper Superchip** 

CPU+GPU designed for giant-scale AI and HPC

## **NVIDIA ARM HPC SW ECOSYSTEM**



NVIDIA CONFIDENTIAL. DO NOT DISTRIBUTE.

(Third party)

**NVIDIA** supported

Work in Progress




### NEW HOPPER SM DOES MORE THAN IMPROVE RAW SPEEDS AND FEEDS





- New Thread Block Clusters
- Turn locality into efficiency
  - Support Distributed Shared Memory between SMs
  - New Asynchronous Transaction Barriers
    - Increased support for asynchronous 24 programming
  - New Tensor Memory Accelerator
    - Fully asynchronous data movement
  - New DPX instruction set.
    - Special Purpose Acceleration
  - New Transformer Engine for AI Model Acceleration

# THREAD BLOCK CLUSTERS




- New feature introduces programming locality within clusters of SMs
- About 7X higher throughput vs. using global memory
- Shared memory blocks of SMs within a GPU Processing Cluster (GPC) can communicate directly (w/o going to HBM)
- Leveraged with CUDA cooperative groups API





#### **Cluster Performance**




For details, see "NVIDIA H100 Tensor Core GPU Architecture" white paper available for download



# **ASYNCHRONOUS ENHANCEMENTS**


Hopper enables end-to-end fully asynchronous pipelines ESC24

- Async Transaction Barriers Atomic data movement with synchronization
- More efficient Waiting on Barriers
- Async Mem\_copy via Tensor Memory Accelerator (TMA)



### **NVIDIA Blackwell**

#### An Engine for High-Fidelity Simulation and Trillion Parameter Al



#### Blackwell GPU

FP64 FMA 40 TFLOPS
FP64 TC 40 TFLOPS
FP32 FMA 80 TFLOPS
HBM Bandwidth Up to 8 TB/s
HBM Capacity Up to 192 TB

Simulation capabilities 1.3x – 2x higher than H100





ATPESC24 ATPESC24

# **GRACE-HOPPER**

A revolutionary Architecture

AIPESCA


ATPESC24


ATPESC24

ATPESC24

- Nvidia GPUs
  - Latency hiding Throughput Machines => Async Computational Graph solvers
    - Can effectively map *Dataflow-Complex* portions of the Algorithm
  - Custom (compute and memory) IP Blocks for energy efficiency
- Nvidia CPUs
  - SuperScalar, OOO Core based tightly coupled SoC with balanced Bytes/s/FLOPS
  - Can effectively map ControlFlow-Complex portions of the Algorithm
  - Strong Vector and Tensor performance in future
- Unified Compute Substrate








#### Grace Blackwell SuperChip

FP8	20 PFLOPS	2.5X Hopper
NEW FP6	20 PFLOPS	2.5X
NEW FP4	40 PFLOPS	5X
HBM Model Size	740B param	6X
HBM Bandwidth	34T param/sec	5X
NVLINK All-Reduce with SHARP	7.2 TB/s	4X



# GB200 With NVL72 Enabling Trillion Parameter Al

NVL72: One Big GPU





#### PROJECT CEIBA UPGRADED






GPU 20,000 GB200 NVL72

AI 400 EF

Hosted by AWS




# **NVIDIA AI Accelerated Computing Platform**






CAD, CAE, SDA




COMPUTER-AIDED DRUG DESIGN



CLIMATE SIMULATION



QUANTUM SIMULATION




ROBOTICS & INDUSTRIAL DIGITAL TWINS



CUDA-X LIBRARIES



# Application Complexity & Architectural Flexibility





## **COMPUTATIONAL GRAPH + GRACE HOPPER**

Same programming model for CPU and GPU, plus existing applications ready-to-run Day 1.

- True Unified Memory + High Bandwidth Link make data movement less of a bottleneck ESC24
- Existing CPU programming models continue to work on Grace CPU with high performance

Senders/Receivers enable defining hybrid execution graphs to take advantage of the strengths of each processor.





### ATPESC24 ATPESC24

## UNIFIED COMPUTE SUBSTRATE

#### ATPESC24 ATPESC24 ATPESC24 ATPESC2

- Grace + Hopper Enables broader set (all!) of codes to be accelerated
- Grace + Hopper enables architectural mapping of both control and data flow complex portions of the algorithm efficiently
  - Enables mapping of Multi-Scale, Multi-Physics Apps, post-Foundation AI and Complex workflows
- Standards-based parallelism enables productive portability


## ATPESC24 ATPESC24 ATPESC24 ATPESC24


- Non-accelerated, fully-accelerated and mixed controlflow-dataflow complex applications can be run on Grace-Hopper
- Mapping these complex workflows to Distributed Heterogeneous Compute platforms require Omniverse like Digital Twin Frameworks



## **NVIDIA SUPERCHIPS SAVE ENERGY**

Low Power Data Motion and Computation






# ATPESC24 ATPESC24

## **CO-SCHEDULING**

### Alternative to CPU-only partition

ATPESC24

One Job exclusive to the node



LPDDR5 ( HBM3

Core 0 Core 8 ... Core 64

Core 1 Core 9 ... Core 65

MPAM 0

Core 7 Core 15 ... Core 71

MIG-N

Job A - 64 Grace CPU MPAM Job B - 8 Grace Cores MPAM + Hopper GPU




Job A - 8 Grace Cores MPAM + Hopper MIG Job B - 8 Grace Cores MPAM + Hopper MIG Etc.



## GRACE+HOPPER MAKES ACCELERATION MORE ACCESSIBLE

Delivers Superior Performance and Efficiency for HPC





White Paper - Grace Hopper Superchip Architecture

### PARALLEL EXPRESSION

- Moving from Prescriptive to descriptive parallel expression
  - ISO-Language Parallelism
- Parallel Expression as a Computational Graph
- Decouple Scheduling from the expression of algorithm (aka Halide/XLA)
- OS/Runtime provide HW capabilities as hints to the scheduler
- Lowering through MLIR
- Scheduler/Runtime tools like XLA

### **CONCLUSIONS**

Grand Challenge applications are becoming complex, Heterogeneous, data driven and ML/DL aided

Silicon Process Technology alone loosing steam

Architectural innovations, co-Design, ML/DL aiding the continuation of "Moore's Observation" Grace-Hopper architecture is a step in that direction

Accurate definition of performance is critical

Efficiently mapping Heterogeneous applications to heterogeneous HW is becoming complex STD PAR, MLIR, XLA

Power and Energy are becoming the hard barriers to performance

## GRACE, HOPPER WHITE PAPERS

- Hopper:
- https://resources.nvidia.com/en-us-tensor-core
- Grace:
- https://resources.nvidia.com/en-us-grace-cpu/nvidia-grace-cpu-superchip#page=1
- Grace-Hopper:
- https://resources.nvidia.com/en-us-grace-cpu/nvidia-grace-hopper
- DGH-GH200 White paper:
- https://resources.nvidia.com/en-us-dgx-gh200/technical-white-paper

#### GTC 2023 Sessions to Watch

For more information on these topics

#### GTC23 Spring

- Asynchronous Acceleration in Standard C++ [S51755]
- A Deep Dive into the Latest HPC Software [S51074]
- Accelerating HPC applications with ISO C++ on Grace Hopper [S51054]
- How to Write a CUDA Program [S51210]
- cuNumeric and Legate: How to Create a Distributed GPU Accelerated Library [S51789]
- <u>Connect with the Experts: C++ Standard Parallelism and C++ Core Compute Libraries</u> [CWES52064]

#### **NVIDIA Developer Blogs**

- Developing Accelerated Code with Standard Language Parallelism
- Accelerating Standard C++ with GPUs
- Accelerating Fortran DO CONCURRENT
- Bringing Tensor Cores to Standard Fortran
- Accelerating Python on GPUs with NVC++ and Cython

#### Legate and cuNumeric Resources

- https://github.com/nv-legate
- Accelerating Python Applications with cuNumeric and Legate

#### Open-source codes

- LULESH <a href="https://github.com/LLNL/LULESH">https://github.com/LLNL/LULESH</a>
- STLBM <a href="https://gitlab.com/unigehpfs/stlbm">https://gitlab.com/unigehpfs/stlbm</a>
- MiniWeather <a href="https://github.com/mrnorman/miniWeather/">https://github.com/mrnorman/miniWeather/</a>
- POT3D <a href="https://github.com/predsci/POT3D">https://github.com/predsci/POT3D</a>
- StdExec <a href="https://github.com/nvidia/stdexec">https://github.com/nvidia/stdexec</a>

#### C++ algorithms and execution policy reference

https://en.cppreference.com/w/cpp/algorithm

#### **NVIDIA HPC Compilers Forum**

https://forums.developer.nvidia.com/c/accelerated-computing/hpc-compilers





#### outline

- Future HPC and Al Applications
- Post-Moore HW Landscape
- Nvidia Grace-Hopper
- Future SW stack
- Conclusions
- White Papers & References

## **GRACE CPU SUPERCHIP**

The Full Power of the Grace



Specifications	Grace SuperChip		
Architecture	Armv9, SVE2 with 4x 128b pipeline/core		
Cores / Speed ESC24	144 cores up to 3.2GHz		
Memory	LPDDR5x soldered down, 1TB/s BW Up to 1TB per superchip		
Cache	L1: 64KB i-cache + 64KB d-cache per core L2: 1MB per core L3: 234MB per superchip		
Power ATPESC24	500W including LPDDR5x memory		
Interfaces	Up to 8x PCIe Gen5 x16 HS interface		
Specrate2017_int_base*	740 <sub>TPESC24</sub>		
Process Node	TSMC 4N		
Availability TPESC24	Q4 2023 ATPESC24 50 NVIE		


## GH NODE ARCH COMPARISON

- Summit vs DGX-A100 vs GH: ratio of CPU perf to GPU perf in a Node
- GH is the first Heterogeneous Compute Substrate
  - Reticle size CPU + Reticle Size GPU tightly coupled in a unified, coherent address space
- CPU-only codes, fully GPU acceleratable codes, Mixed controlflow complex/dataflow complex codes
  - With MPAM on CPU and MIG on GPU all codes can run on GH, GH-Next effficiently
  - Optimization of Applications, Runtime, Scheduler/resource manager are necessary

		Node Arch		
24 AT	PFSC24	Summit	ATPF DGX 7 4	Grace-Hopper
		P9+V100	Rome+4*A100	G+H
CPU Cores		22	64	72
CPU FLOPS (TFLOPS)		1.08	2.30	3.46
GPU FLOPS (TFLOPS)	AT	21.00	78.00 ATP	ESC 2-51.00
CPU Mem BW (GB/s)		170.00	190.00	500.00
GPU Mem BW (GB/s)		2700.00	8156.00	3686.40
CPU <=> GPU BW (GB/s)		150.00	256.00	900.00
24 AT	PESC24		ATPESC24	
GPU/CPU FLOPS		19.43	33.85	14.76
GPU/CPU Mem BW		15.88	42.93	7.37
C<=>G link BW to FLOPS ratio	0	7.14	3.28	17.65

## Unified Programming Model

ATPESC24



- Address Translation Service (ATS) enables all CPUs and GPUs in the node to share a
- System-allocated memory is accessible by all CPU and GPU threads
- Runtime system backs system-allocated memory with physical memory on first touch, either on LPDDR5 X or HBM3, depending on whether a CPU or a GPU thread accesses it first.

ATPESC24

single page table


### **Grace-Hopper Memory Model**

#### Full CUDA support with additional Grace memory extensions

#### **Explicit Copy**

Application explicitly moves data between CPU & GPU as needed


PCIE: ~60 GB/s PCIE transfers (H2D/D2H)
Grace: Faster transfers; up to 450 GB/s C2C transfers



#### **Managed Memory**

CPU and GPU can access memory ondemand and data migrated locally for higher BW access


**PCIE**: Requires migration to GPU **Grace**: Migrations not required and faster migrations when they happen



#### System Allocated

GPU can access memory allocated from malloc(), mmap(), etc.

PCIE: Access possible with explicit call to cudaHostRegister() at PCle speeds Grace: cudaHostRegister() not needed; access at NVLink C2C speeds





## TRANSITION TO POST EXASCALE ERA

	EXPERIMENTS SIMULATION Viz	EDGE HPC + AI SIMULATION DIGITAL TWIN QUANTUM COMPUTING	
FEATURE	TERA THROUGH EXASCALE	POST EXASCALE	
USAGE	BATCH & MOSTLY LOCAL TO A SITE	INTERACTIVE & DISTRIBUTED WITH MULTIPLE SITES	
WORKLOAD	SINGLE SIMULATION/ENSEMBLE	WORKFLOW COMPRISED OF SIMULATION ENSEMBLES, AI TRAINING AND INFERENCE, LIVE DATA ANALYTICS	
EXPERIMENTS	OFFLINE DATA ANALYSIS FOR EXPERIMENTS	MIX OF REAL-TIME ANALYSIS TIGHTLY COUPLED WITH OFFLINE	
DIGITAL TWINS	IN-SITU VISUALIZATION OFFLNE	INTERACTIVE_VISUAL MODEL COUPLED WITH PHYSICAL ASSET	
ROBOTICS	OFFLINE	INTEGRATED WITH VIRTUAL MODELS	
PROGRAMMING MODELS	FORTRAN, C++, MPI, OPENMP	STANDARD PARALLELISM SUPPORT IN FORTRAN, C++, MPI, OPENMP, OPENACC, PYTHON, JULIA, PYTORCH, TENSORFLOW	
SYSTEM CONFIGURATION	MONOLITHIC	MODULAR	
DISTRIUBTED SITES	GRID	CLOUD	

### Generative AI - The Revolutionary New Tool for Scientific Discovery

