

Roofline Performance Model

JaeHyuk Kwack Argonne National Laboratory





Outline







Introduction to the Roofline Model

A short version of SC Tutorial Slides generated by Samuel Williams, LBNL (swwilliams@lbl.gov)

Please join SC25 tutorial for Roofline model for more details and practices

https://sc25.conference-program.com/presentation/?id=tut115&sess=sess253


We spend millions of dollars porting applications to CPUs and GPUs...

How do we know if we are getting our money's worth?




Getting our money's worth?

- Really a question of getting good performance on application benchmarks
- Imagine profiling a mix of GPUaccelerated benchmarks ...
- Performance (GFLOP/s) alone may not be particularly insightful





- We could compare performance to a CPU...
 - Speedup may seem random
 - Aren't GPUs always 10x faster than a CPU?
 - If not, what does that tell us about architecture, algorithm or implementation?
 - 'Speedup' provides no insights into architecture, algorithm, or implementation.
 - 'Speedup' provides no guidance to CS, AM, applications, procurement, or vendors.






- Instead of speedup, we could take a CS approach and look at performance counters...
 - Record microarchitectural events on CPUs/GPUs
 - Use architecture-specific terminology
 - May be broken
 - We may be able to show correlation between events, but...
 - ...providing actionable guidance to CS, AM, applications, or procurement can prove elusive.

```
FRONTEND_RETIRED.LATENCY_GE_8_PS
FRONTEND_RETIRED.LATENCY_GE_16_PS
FRONTEND_RETIRED.LATENCY_GE_32_PS
RS EVENTS.EMPTY END
FRONTEND_RETIRED.L2_MISS_PS
FRONTEND_RETIRED.L1I_MISS_PS
FRONTEND_RETIRED.STLB_MISS_PS
FRONTEND_RETIRED.ITLB_MISS_PS
ITLB_MISSES.WALK_COMPLETED
BR_MISP_RETIRED.ALL_BRANCHES_PS
IDQ.MS_SWITCHES
FRONTEND_RETIRED.LATENCY_GE_2_BUBBLES_GE_1_PS
BR_MISP_RETIRED.ALL_BRANCHES_PS
MACHINE CLEARS.COUNT
MEM_LOAD_RETIRED.L1_HIT_PS
MEM_LOAD_RETIRED.FB_HIT_PS
MEM_LOAD_UOPS_RETIRED.L1_HIT_PS
MEM_LOAD_UOPS_RETIRED.HIT_LFB_PS
MEM_INST_RETIRED.STLB_MISS_LOADS_PS
MEM_UOPS_RETIRED.STLB_MISS_LOADS_PS
MEM_LOAD_RETIRED.L2_HIT_PSMEM_LOAD_UOPS_RETIRED.L2_HIT_PS
MEM_LOAD_RETIRED.L3_HIT_PS
MEM_LOAD_UOPS_RETIRED.LLC_HIT_PS
MEM_LOAD_UOPS_RETIRED.L3_HIT_PS
MEM_LOAD_RETIRED.L3_MISS_PS
MEM_LOAD_UOPS_RETIRED.LLC_MISS_PS
MEM_LOAD_UOPS_MISC_RETIRED.LLC_MISS_PS
MEM_LOAD_UOPS_RETIRED.L3_MISS_PS
MEM_INST_RETIRED.ALL_STORES_PS
MEM_UOPS_RETIRED.ALL_STORES_PS
ARITH.DIVIDER_ACTIVE
ARITH.DIVIDER_UOPS
ARITH.FPU_DIV_ACTIVE
INST_RETIRED.PREC_DIST
IDQ.MS_UOPS
INST_RETIRED.PREC_DIST
```




- We could take the computer architect's approach and build a simulator to understand performance nuances...
 - Modern architectures are incredibly complex
 - Simulators may perfectly reproduce performance
 - Lots of information interpretable only by computer architects
 - o worse, might incur 10⁶x slowdowns
 - Provide no insights into quality or limits of algorithm or implementation.
 - Provide no guidance to CS, AM, application developers.






What's missing...


- Each community speaks their own language and develops specialized tools/methodologies
- Need common mental model of application execution on target system
- Sacrifice accuracy to gain...
 - Architecture independence / extensibility
 - Readily understandable by broad community
 - Intuition, insights, and guidance to CS, AM, apps, procurement, and vendors
- Roofline is just such a model



https://crd.lbl.gov/roofline


- Assume HW/SW can perfectly overlap communication and computation
- Which takes longer?
 - Data Movement
 - Computation









- Assume HW/SW can perfectly overlap communication and computation
- Which takes longer?
 - Data Movement
 - Computation
- Is performance limited by compute or data movement?









- Assume HW/SW can perfectly overlap communication and computation
- Which takes longer?
 - Data Movement
 - Computation
- Is performance limited by compute or data movement?








- Assume HW/SW can perfectly overlap communication and computation
- Which takes longer?
 - Data Movement
 - Computation
- Is performance limited by compute or data movement?



Arithmetic Intensity (AI) = measure of data locality






Arithmetic Intensity

- Measure of data locality (data reuse)
- Ratio of <u>Total Flops</u> performed to <u>Total Bytes</u> moved
- For the DRAM Roofline...
 - Total Bytes to/from DRAM
 - Includes all cache and prefetcher effects
 - Can be very different from total loads/stores (bytes requested)
 - Equal to ratio of sustained GFLOP/s to sustained GB/s (time cancels)




(DRAM) Roofline Model



AI (Arithmetic Intensity) = FLOPs / Bytes (moved to/from DRAM)


Plot bound on Log-log scale as a function of AI (data locality)



Transition @ AI ==
Peak GFLOP/s / Peak GB/s ==
'Machine Balance'




(DRAM) Roofline Model



AI (Arithmetic Intensity) = FLOPs / Bytes (moved to/from DRAM)


- Plot bound on Log-log scale as a function of AI (data locality)
- Roofline tessellates the localityperformance plane into five regions...



Transition @ AI ==
Peak GFLOP/s / Peak GB/s ==
'Machine Balance'




(DRAM) Roofline Model



AI (Arithmetic Intensity) = FLOPs / Bytes (moved to/from DRAM)

- Plot bound on Log-log scale as a function of AI (data locality)
- Roofline tessellates the localityperformance plane into five regions...
- Measure application (AI,GF/s) and plot in the 2D locality-performance plane.



Transition @ AI ==
Peak GFLOP/s / Peak GB/s ==
'Machine Balance'






- Typical machine balance is 5-10
 FLOPs per byte...
 - 40-80 FLOPs per double to exploit compute capability
 - Artifact of technology and money
 - Unlikely to improve


Consider STREAM Triad...

```
#pragma omp parallel for
for(i=0;i<N;i++){
   Z[i] = X[i] + alpha*Y[i];
}</pre>
```

- 2 FLOPs per iteration
- Transfer 24 bytes per iteration (read X[i], Y[i], write Z[i])
- AI = 0.083 FLOPs per byte == Memory bound




 Conversely, 7-point constant coefficient stencil...






- Conversely, 7-point constant coefficient stencil...
 - o 7 FLOPs
 - 8 memory references (7 reads, 1 store) per point
 - AI = 7 / (8*8) = 0.11 FLOPs per byte
 (measured at the L1)






- Conversely, 7-point constant coefficient stencil...
 - o 7 FLOPs
 - 8 memory references (7 reads, 1 store) per point
 - Ideally, cache will filter all but 1 read and 1 write per point






- Conversely, 7-point constant coefficient stencil...
 - o 7 FLOPs
 - 8 memory references (7 reads, 1 store) per point
 - o Ideally, cache will filter all but 1 read and 1 write per point
 - > 7 / (8+8) = 0.44 FLOPs per byte (DRAM)





- Conversely, 7-point constant coefficient stencil...
 - o 7 FLOPs
 - o 8 memory references (7 reads, 1 store) per point
 - o Ideally, cache will filter all but 1 read and 1 write per point
 - > 7 / (8+8) = 0.44 FLOPs per byte (DRAM)

== memory bound, but 5x the FLOP rate as TRIAD






- Roofline makes it obvious what the bound on FLOP rate is, but let's ask the reverse...
- Given a low FLOP rate and AI, what DRAM bandwidth are we attaining?


average GB/s =
$$\frac{\text{GFLOP/s}}{\text{Al}_{\text{DRAM}}}$$

- This is just a slope (y/x)
- Thus we can define an isocurve of constant bandwidth






Think back to our mix of benchmarks...






 We can sort benchmarks by arithmetic intensity...






- We can sort benchmarks by arithmetic intensity...
- ... and compare performance relative to machine capabilities






 Benchmarks near the roofline are making good use of computational resources






- Benchmarks near the roofline are making good use of computational resources
 - benchmarks can have <u>low performance</u> (GFLOP/s), but make <u>good use</u> (%STREAM) of a machine





- Benchmarks near the roofline are making good use of computational resources
 - benchmarks can have <u>low performance</u> (GFLOP/s), but make <u>good use</u> (%STREAM) of a machine
 - benchmarks can have <u>high performance</u> (GFLOP/s), but still make <u>poor use</u> of a machine (%peak)






Recap: Roofline is made of two components

Machine Model

- Lines defined by peak GB/s and GF/s (Benchmarking)
- Unique to each architecture
- o Common to all apps on that architecture






Recap: Roofline is made of two components

Machine Model

- Lines defined by peak GB/s and GF/s (Benchmarking)
- Unique to each architecture
- Common to all apps on that architecture

Application Characteristics


- Dots defined by application GFLOP's and GB's (Application Instrumentation)
- Unique to each application
- Unique to each architecture





Recap: Optimization Strategy


1. Get to the Roofline





Recap: Optimization Strategy

- 1. Get to the Roofline
- 2. Increase Arithmetic Intensity when bandwidth-limited
 - Reducing data movement increases Al
 - Increasing AI increases performance when bandwidth-bound





How can performance ever be below the Roofline?



How can performance be below the Roofline?


Simple DRAM model can be insufficient for a variety of reasons...

DRAM's not the bottleneck...

- Cache bandwidth and cache locality
- o PCle bandwidth

...The Hierarchical Roofline Model

T. Koskela, Z. Matveev, C. Yang, A. Adedoyin, R. Belenov, P. Thierry, Z. Zhao, R. Gayatri, H. Shan, L. Oliker, J. Deslippe, R. Green, S. Williams, "A Novel Multi-Level Integrated Roofline Model Approach for Performance Characterization", ISC, 2018.




Not enough of **Vector/Tensor instr.**

- o No FMA
- Mixed Precision
- No Tensor Core OPs

... Additional Ceilings

C. Yang, T. Kurth, S. Williams, "Hierarchical Roofline analysis for GPUs: Accelerating performance optimization for NERSC-9 Perlmutter system", CCPE, 2019.




Integer-heavy Codes... Lack of Parallelism...

- Non-FP inst. impede **FLOPs**
- No FP instructions

... The Instruction Roofline Model


N. Ding, S. Williams, "An Instruction Roofline Model for GPUs", BEST PAPER, PMBS, 2019.



- Idle Cores/SMs
- Insufficient ILP/TLP
- Divergence and Predication

... Roofline Scaling **Trajectories**


K. Ibrahim. S. Williams. Oliker, "Performance **Analysis GPU** Programming Models using the Roofline Scaling Trajectories", BEST PAPER,






Below the Roofline? Memory Hierarchy and Cache Bottlenecks

- CPUs/GPUs have multiple levels of memory/cache
 - Registers
 - L1, L2, L3 cache
 - HBM (KNL/GPU device memory)
 - DDR (main memory)
 - NVRAM (non-volatile memory)






 CPUs/GPUs have different bandwidths for each level






- CPUs/GPUs have different bandwidths for each level
 - o different machine balances for each level

Machine Balance






- CPUs/GPUs have different bandwidths for each level
 - o different machine balances for each level
- Applications have locality in each level
 - o different data movements for each level





- CPUs/GPUs have different bandwidths for each level
 - o different machine balances for each level
- Applications have locality in each level
 - o different data movements for each level
 - o different arithmetic intensity for each level






Memory Hierarchy (Discrete GPU)


- CPUs/GPUs have different bandwidths for each level
 - different machine balances for each level

- Applications have locality in each level
 - different data movements for each level
 - different arithmetic intensity for each level
- Same concept applies to GPUs and disaggregated memory
 - DDR is accessed via <u>PCIe, CXL, or NoC</u>






For each additional level of the memory hierarchy, we can add another term to our model...



 AI_x (Arithmetic Intensity at level "x") = FLOPs / Bytes (moved to/from level "x")




For each additional level of the memory hierarchy, we can add another term to our model...



 AI_x (Arithmetic Intensity at level "x") = FLOPs / Bytes (moved to/from level "x")




 For each additional level of the memory hierarchy, we can add another term to our model...




 Al_x (Arithmetic Intensity at level "x") = FLOPs / Bytes (moved to/from level "x")




- Plot equation in a single figure...
 - o "Hierarchical Roofline" Model




- Plot equation in a single figure...
 - o "Hierarchical Roofline" Model
 - Bandwidth ceiling (diagonal line) for each level of memory



- Plot equation in a single figure...
 - o "Hierarchical Roofline" Model
 - Bandwidth ceiling (diagonal line) for each level of memory
 - Arithmetic Intensity (dot) for each level of memory




- Plot equation in a single figure...
 - o "Hierarchical Roofline" Model
 - Bandwidth ceiling (diagonal line) for each level of memory
 - Arithmetic Intensity (dot) for each level of memory
 - > performance is ultimately the minimum of these bounds



Arithmetic Intensity (FLOP:Byte)


- Plot equation in a single figure...
 - o "Hierarchical Roofline" Model
 - Bandwidth ceiling (diagonal line) for each level of memory
 - Arithmetic Intensity (dot) for each level of memory
 - performance is ultimately the minimum of these bounds
- If L2 bound, we see DRAM dot well below DRAM ceiling



Arithmetic Intensity (FLOP:Byte)


Cache Hit Rates

Widely separated Arithmetic Intensities indicate high reuse in the (L2) cache



Cache Hit Rates

- Widely separated Arithmetic Intensities indicate high reuse in the (L2) cache
- Similar Arithmetic Intensities indicate effectively no (L2) cache reuse (== streaming)



Below the Roofline? Fused Operations and Accelerators

Fused Operations and Accelerators

- Vectors have their limits (finite DLP, register file energy scales with VL, etc...)
- Death of Moore's Law is incentivizing operator fusion (e.g. FMA) and compute accelerators (matrix multipliers)
- Modern CPUs and GPUs are increasingly reliant on special (fused) instructions that perform multiple operations (fuse common instruction sequences)...


```
    FMA (Fused Multiply Add):
    z=a*x+y
    z,x,y are vectors or scalars
```

- 4FMA (Quad FMA): z=A*x+z ... A is a FP32 matrix; x,z are vectors
- o WMMA (Tensor Core): Z=AB+C ...A,B are FP16 matrices; Z,C are FP32
- Define a set of "ceilings" based on instruction type (all tensor, all FMA, or all FADD)




Floating-Point and Mixed Precision Ceilings

- Consider NVIDIA Volta GPU
- We may define 3 performance ceilings...
 - 15 TFLOPS for FP32 FMA
 - 7.5 TFLOPs for FP32 Add
 - ~100 TFLOPs for FP16 Tensor




Floating-Point and Mixed Precision Ceilings

- When calculating (AI,GFLOP/s), count the <u>total</u> FLOPs from <u>all</u> types of instructions
- DL performance can often be well below nominal Tensor Core peak



Floating-Point and Mixed Precision Ceilings

- When calculating (AI,GFLOP/s), count the <u>total</u> FLOPs from <u>all</u> types of instructions
- DL performance can often be well below nominal Tensor Core peak
- DL applications are a mix Tensor, FP16, and FP32 instructions
- Thus, there is a <u>ceiling</u> on performance defined by the mix of instructions



Below the Roofline? Lack of Parallelism

We've assumed we can always hit either peak GFLOP/s or peak GB/s

 AI_x (Arithmetic Intensity at level "x") = FLOPs / Bytes (moved to/from level "x")



- We've assumed we can always hit either peak GFLOP/s or peak GB/s
- But all CPUs and GPUs are highly parallel architectures
- GFLOP/s and GB/s are a function of how much parallelism we utilize...

GFLOP/s_{Peak}(P)


$$AI_{DRAM}(P) * GB/s_{DRAM}(P)$$

 AI_x (Arithmetic Intensity at level "x") = FLOPs / Bytes (moved to/from level "x")

Al_{DRAM} is a function of parallelism because cache contention can generate superfluous LLC capacity misses (==DRAM data movement)




- How do we visualize parallelism in the Roofline?
 - Naively, GFLOP/s(P) and GB/s(P) are proportional to parallelism P
 - SMs are capable of pulling more than their fair share of HBM
 - DVFS implies not true for GFLOP/s






- How do we visualize parallelism in the Roofline?
 - Naively, GFLOP/s(P) and GB/s(P) are proportional to parallelism P
 - SMs are capable of pulling more than their fair share of HBM
 - DVFS implies not true for GFLOP/s
- ➤ one must benchmark GFLOP/s and GB/s at each concurrency






- Consider CUDA kernel optimized for Fermi (16 SMs) running on Volta (80 SMs)
 - Performance looks very poor






- Consider CUDA kernel optimized for Fermi (16 SMs) running on Volta (80 SMs)
 - Performance looks very poor
 - Kernels using only 16 SMs underutilize the V100 architecture.
 - Roofline highlights the fact that performance is constrained by a lack of software parallelism





Traditional Scalability:

- Plot performance vs. concurrency (#cores or #SMs)
- Observation without much insight
- O Why does performance decrease?






 Khaled Ibrahim leveraged Roofline to understand the interplay between concurrency, data locality, and performance

➤ Roofline Scaling Trajectories

- Measure (AI,GFLOP/s) for each concurrency
- Plot as a trendline on Roofline






 Khaled Ibrahim leveraged Roofline to understand the interplay between concurrency, data locality, and performance

➤ Roofline Scaling Trajectories

- Measure (AI,GFLOP/s) for each concurrency
- Plot as a trendline on Roofline
- Perfect scaling is a vertical line






 Khaled Ibrahim leveraged Roofline to understand the interplay between concurrency, data locality, and performance

➤ Roofline Scaling Trajectories

- Measure (AI,GFLOP/s) for each concurrency
- Plot as a trendline on Roofline
- Perfect scaling is a vertical line
- Turnover in AI indicates cache capacity exhaustion (extra L2 misses drives down AI)





Recap

Recap

- Roofline bounds performance as a function of Arithmetic Intensity
 - Horizontal Lines = Compute Ceilings
 - Diagonal Lines = Bandwidth Ceilings
 - Bandwidth ceilings are always parallel on log-log scale
 - Collectively, define an upper limit on performance (speed-of-light)
- Loop Arithmetic Intensity (for each level of memory)
 - Total FLOPs / Total Data Movement (for that level of memory)
 - Measure of a loop's temporal locality
 - Includes <u>all</u> cache effects
- Plotting loops on the (Hierarchical) Roofline
 - Each loop has one dot per level of memory
 - x-coordinate = arithmetic intensity at that level
 - y-coordinate = performance (e.g. GFLOP/s)
 - Proximity to associated ceiling is indicative of a performance bound
 - Proximity of dots to each other is indicative of streaming behavior (low cache hit rate)



What is Roofline used for?

- Understand performance differences between Architectures,
 Programming Models, implementations, etc...
 - Why do some Architectures/Implementations move more data than others?
 - O Why do some compilers outperform others?
- Predict performance on future machines / architectures
 - Set realistic performance expectations
 - Drive for HW/SW Co-Design
- Identify performance bottlenecks & motivate software optimizations
- Determine when we're done optimizing code
 - Assess performance relative to machine capabilities
 - Track progress towards optimality
 - Motivate need for algorithmic changes



Hands-on example on Aurora

Vendor tools for Roofline analysis

- Intel
 - Intel Advisor
 - https://www.intel.com/content/www/us/en/developer/tools/oneapi/advisor.html
- NVIDIA
 - NVIDIA Nsight Compute
 - https://developer.nvidia.com/nsight-compute
 - https://docs.nvidia.com/nsight-compute/NsightCompute/index.html#details-page
- AMD
 - AMD ROCm Compute Profiler (Omniperf, previously)
 - https://rocm.docs.amd.com/projects/rocprofiler-compute/en/latest/what-is-rocprof-compute.html
- We won't try every tool. They have different instructions for the same concept. (I know it is annoying, but that is what we have. ⊗)





Intel Advisor for roofline analysis



Getting Roofline data in Intel[®] Advisor: two-pass approach

Roofline:		
Axis X: AI = #FLOP / #Bytes	Overhead	
Axis Y: FLOP/S = #FLOP (mask aware) / #Seconds		
Step 1: Survey (-collect survey) - Provide #Seconds - Root access not needed - User mode sampling, non-intrusive.	1x	
 Step 2: FLOPS (-collect tripcounts –flops) Provide #FLOP, #Bytes, AVX-512 Mask Root access not needed Precise, instrumentation based, count number of instructions 	3-5x	



Original, Cache-Aware (CARM) and Memory-Level Roofline

CARM (cache-aware roofline)

Single AI based on aggregated traffic:

CPU core (GPU EUs) <-> memory sub-system

- Ceilings for compute, cache/memory levels
- Al independent of problem size

Unique features: algorithmic focus and simplicity

Original Roofline

Al based on external memory :

DDR (GPU GTI)

- Ceilings for DDR and compute
- Al dependent of problem size

Unique features: DDR bound focus and simplicity

Memory Level Roofline - MLR (see also "Hierarchical Roofline" by LBL)


- AI for all memory sub-system levels, combines (1), CARM, (2)Original and (3) Lx-only perspectives
- Harder to interpret for multiple kernels at a time

Unique features: unambiguous bottleneck detection




How to interpret MLR on CPU?







How to interpret MLR on GPU?





How to generate (profile*) Roofline for your application

How to generate **CARM** CPU Roofline profile?

As simple as: \$ advisor -collect roofline -- <your-executable-with-parameters>

More details / How-To

\$ source advisor-vars.sh



1st method. Not compatible with MPI applications:

\$ advisor -collect roofline --project-dir
./your_project -- <your-executable-withparameters>



```
$ advisor -collect survey --project-dir ./your_project --
<your-executable-with-parameters>
$ advisor -collect tripcounts --flop --project-dir
./your_project -- <your-executable-with-parameters>
```

(optional) copy data to your UI desktop system

\$ advisor-gui ./your project

\$ advisor -report roofline --project-dir ./your project > roofline.html



How to generate MLR+CARM CPU Roofline profile?

As simple as: \$ advisor -collect roofline -enable-cache-simulation -- <your-executable-with-parameters>

More details / How-To

\$ source advisor-vars.sh 1st method. Not compatible with MPI applications: 2nd method (compatible with MPI, more flexible): \$ advisor -collect roofline -enable-cache-\$ advisor -collect survey --project-dir ./your project --<your-executable-with-parameters> simulation --project-dir ./your project --<your-executable-with-parameters> \$ advisor -collect tripcounts -flop -enable-cache-simulation --project-dir ./your project -- <your-executable-withparameters> (optional) copy data to your UI desktop system \$ advisor-gui ./your project \$ advisor -report roofline --project-dir ./your project > roofline.html



How to generate GPU (MLR & CARM) Roofline profile?

As simple as: \$ advisor -collect roofline --profile-gpu --<your-executable-with-parameters>

More details / How-To


\$ source advisor-vars.sh 1st method. Not compatible with MPI applications: 2nd method (compatible with MPI, more flexible): \$ advisor -collect roofline --profile-qpu -\$ advisor -collect survey --profile-qpu --project-dir ./your project -- <your-executable-with-parameters> -project-dir ./your project -- <yourexecutable-with-parameters> \$ advisor -collect tripcounts -flop --profile-qpu --projectdir ./your project -- <your-executable-with-parameters> (optional) copy data to your UI desktop system \$ advisor-gui ./your project \$ advisor -report roofline --qpu --project-dir ./your project > roofline.html



GPU Roofline: Extended HTML GUI

See HTML report in project-dir/e000 rank.*/report folder by default


```
source advisor_install_dir/advisor-vars.sh
advisor
  --report all
  --project-dir ./your_project
  --report-output ./roofline.html
```





Extended HTML GUI

For any system with web browsers



Roofline on Multi-GPU systems

Add --target-gpu option in command line

```
advisor
--collect roofline
--profile-gpu
--project-dir ./your_project
--target-gpu 0:77:0.0
-- <your-executable-with-
parameters>
```

```
OS) option with an Intel compiler.

Tip: Disabling can minimize overhead.

--target-gpu=0:0:2.0 | 0:3:0.0 (0:3:0.0)

The target-gPU adapter that will be used to collect GPU profiling data.

--target-pid=<unsigned integer>

Attach collection to a running process specified
```



ISO3DFD Code

: A 16th order Finite-Difference Stencil for the 3D Isotropic Wave Equation





ISO3dfd code


- A Finite Difference stencil kernel for solving the 3D acoustic isotropic wave equation
 - A proxy for propagating a seismic wave
 - 16th order in space, with symmetric coefficients
 - 2nd order in time scheme without boundary conditions.
- Problem Statement
 - Partial Differential Equation (PDE) for wave propagation

$$\frac{d^2p}{dt^2} = v^2(\frac{d^2p}{dx^2} + \frac{d^2p}{dy^2} + \frac{d^2p}{dz^2})$$

, where p is pressure, v is velocity, and t is time.










Code walk through

- Variables
 - n1 n2 n3 : Grid dimensions for the stencil
 - Iterations : No. of timesteps.
 - n1, n2, and n3 has the addition of
 2*kHalfLength to represent the entire
 block including the halo region.



- Dark blue: grid
- Gray: halo of the grid
- Pink: points needed for calculation

```
try {
   // Parse command line arguments and increase them by HALO
   n1 = std::stoi(argv[1]) + (2 * kHalfLength);
   n2 = std::stoi(argv[2]) + (2 * kHalfLength);
   n3 = std::stoi(argv[3]) + (2 * kHalfLength);
   num iterations = std::stoi(argv[4]);
 } catch (...) {
   Usage(argv[0]);
   return 1;
// Compute the total size of grid
 size t nsize = n1 * n2 * n3;
 // Apply the DX, DY and DZ to coefficients
 coeff[0] = (3.0f * coeff[0]) / (dxyz * dxyz);
 for (auto i = 1; i <= kHalfLength; i++) {
   coeff[i] = coeff[i] / (dxyz * dxyz);
```

ISO3dFD code versions

- In this hands-on, we use four ISO3DFD variants.
- These variants add progressive/incremental levels of optimization as follow:
 - 1_CPU_only.cpp: an initial CPU version
 - 2_GPU_basic.cpp: basic GPU offloading using SYCL
 - 3_GPU_linear.cpp: reduced index calculation
 - 4_GPU_private_memory_l.cpp: addition of private array for coefficients

Build the code

```
$ qsub -I -I select=1 -I walltime=02:00:00 -I filesystems=home:flare -A ATPESC2025 -q ATPESC
$ cd /flare/ATPESC2025/usr/$USER
$ git clone https://github.com/oneapi-src/oneAPI-samples.git
$ cd oneAPI-samples/DirectProgramming/C++SYCL/StructuredGrids/guided_iso3dfd_GPUOptimization/
or
$ cp -r /flare/ATPESC2025/EXAMPLES/track6-tools/roofline/oneAPI-
samples/DirectProgramming/C++SYCL/StructuredGrids/guided\_iso3dfd\_GPUOptimization/.
$ cd guided_iso3dfd_GPUOptimization
$ mkdir build
$ cd build
$ module load cmake
$ cmake ...
$ make
```



1_CPU_only.cpp

```
for (auto iz = kHalfLength; iz < n3 end; iz++) {</pre>
    for (auto iy = kHalfLength; iy \leq n2 end; iy++) {
      // Calculate start pointers for the row over X dimension
      float* ptr next = ptr next base + iz * dimn1n2 + iy * n1;
      float* ptr prev = ptr prev base + iz * dimn1n2 + iy * n1;
                                                                                                                                          Iterate over y and
      float* ptr vel = ptr vel base + iz * dimn1n2 + iy * n1;
      // Iterate over X
      for (auto ix = kHalfLength; ix < n1 end; ix++) {</pre>
        // Calculate values for each cell
                                                                                                                             Iterate over x
        float value = ptr prev[ix] * coeff[0];
                                                                           Computing values for each cell
        for (int i = 1; i <= kHalfLength; i++) {
          value +=
              coeff[i] *
               (ptr prev[ix + i] + ptr prev[ix - i] +
                ptr prev[ix + i * n1] + ptr prev[ix - i * n1] +
                ptr prev[ix + i * dimn1n2] + ptr prev[ix - i * dimn1n2]);
        ptr next[ix] = 2.0f * ptr prev[ix] - ptr next[ix] + value * ptr vel[ix];
```



Run 1_CPU_only

\$ src/1_CPU_only 512 512 512 10

Running on CPU serial version

time : 11.309 secs
throughput : 118.682 Mpts/s
flops : 7.23962 GFlops
bytes : 1.42419 GBytes/s



2_GPU_basic: offloading the CPU code to GPU using SYCL

```
// Send a SYCL kernel(lambda) to the device for parallel execution
     // Each kernel runs single cell
     h.parallel for(kernel range, [=](id<3> idx) {
       // Start of device code
       // Add offsets to indices to exclude HALO
       int i = idx[0] + kHalfLength;
       int j = idx[1] + kHalfLength;
       int k = idx[2] + kHalfLength;
       // Calculate values for each cell
       float value = prev acc[i][j][k] * coeff acc[0];
                                                                 Computing values for each cell
#pragma unroll(8)
       for (int x = 1; x \le kHalfLength; x++) {
         value +=
              coeff acc[x] * (prev acc[i][j][k + x] + prev acc[i][j][k - x] +
                             prev acc[i][j + x][k] + prev acc[i][j - x][k] +
                             prev acc[i + x][j][k] + prev acc[i - x][j][k]);
       next acc[i][j][k] = 2.0f * prev acc[i][j][k] - next acc[i][j][k] +
                           value * vel acc[i][j][k];
       // End of device code
      });
```

SYCL kernel to the device for parallel execution over x, y, and z



Run 2_GPU_basic

\$ export ZE_AFFINITY_MASK=0.0 \$ src/2_GPU_basic 512 512 512 100

Running GPU basic offload version
Running on Intel(R) Data Center GPU Max 1550
The Device Max Work Group Size is: 1024
The Device Max EUCount is: 448

time : 7.25 secs

throughput : 1851.28 Mpts/s flops : 112.928 GFlops

bytes : 22.2153 GBytes/s

Compared 113.09 sec on CPU for 100 steps

- 15.6X speed-up on GPU from on a CPU core

\$ advisor -collect roofline --profile-gpu --project-dir ADV_02_512 -- ./src/2_GPU_basic 512 512 512 100

or


\$ cp /flare/ATPESC2025/EXAMPLES/track6-tools/roofline/ADV_results/ADV_02_512.

Download advisor-report.html from /ADV_02_512/e000/report



Orient yourself in **GPU**+CPU Roofline!

- Quiz: What are GFLOPS of CPU and GPU?
- Quiz: What is a cumulative application bottleneck (Bounded by)?
- Quiz: Do you see iso3dfd kernel?
- Now, let's switch to the main page ("GPU Roofline Regions")





GPU MLR Roofline

Note some difference, "HBM" by default


- 1. Enable **Memory Metrics** and **Point info**
- 2. Look into **GPU Details** tab and find **INDIVIDUAL ROOFLINE** chart with small Guidance, Hints and BoundBy
 - Quiz: what is a main bottleneck ("Bound By") for the iso3dfd kernel?
 - Quiz: what are FP AI and INT AI?
 - Quiz: what are Instruction Mix Details?
- 3. Go back to **Main** Roofline Chart and **double-click** on the circle to get the same guidance on the large chart

Kernel (loop) locality is proportional to the width of the "bound by" line (ratio of DRAM to Lx bytes)





2_GPU_basic





3_GPU_linear: using linearized index to reduce index calculation

```
// Send a SYCL kernel(lambda) to the device for parallel execution
     // Each kernel runs single cell
     h.parallel for(kernel range, [=](id<3> nidx) {
       // Start of device code
       // Add offsets to indices to exclude HALO
       int n2n3 = n2 * n3;
       int i = nidx[0] + kHalfLength;
       int j = nidx[1] + kHalfLength;
       int k = nidx[2] + kHalfLength;
       // Calculate linear index for each cell
       int idx = i * n2n3 + j * n3 + k;
                                                                                   Linearized index
       // Calculate values for each cell
       float value = prev acc[idx] * coeff acc[0];
#pragma unroll(8)
                                                                Computing values for each cell
       for (int x = 1; x \le kHalfLength; x++) {
         value +=
             coeff acc[x] * (prev acc[idx + x] + prev acc[idx - x] +
                             prev acc[idx + x * n3] + prev acc[idx - x * n3] +
                             prev acc[idx + x * n2n3] + prev acc[idx - x * n2n3]);
       next acc[idx] = 2.0f * prev acc[idx] - next acc[idx] +
                           value * vel acc[idx];
       // End of device code
     });
```

SYCL kernel to the device for parallel execution over x, y, and z



Run 3_GPU_linear

\$ export ZE_AFFINITY_MASK=0.0 \$ src/3_GPU_linear 512 512 512 100

```
Running linear indexed GPU version
Running on Intel(R) Data Center GPU Max 1550
The Device Max Work Group Size is: 1024
The Device Max EUCount is: 448
```

time : 0.866 secs

throughput : 15498.6 Mpts/s flops : 945.414 GFlops

bytes : 185.983 GBytes/s

Compared 7.25 sec from 2_GPU_basic

- 8.4X speed-up

\$ advisor -collect roofline --profile-gpu --project-dir ADV_03_512 -- ./src/3_GPU_linear 512 512 512 100

or

\$ cp /flare/ATPESC2025/EXAMPLES/track6-tools/roofline/ADV_results/ADV_03_512.

Download advisor-report.html from /ADV_03_512/e000/report

Check 3_GPU_linear


- Please open the html for 3_GPU_linear
 - Quiz: GFLOPS? Did it change?

(hint: look at Summary, and then go back to GPU Roofline Regions)

- Quiz: what is a main bottleneck for the kernel?
- Quiz: Any changes in INTOP?





3_GPU_linear





Comparison from 2_GPU_basic to 3_GPU_linear in FLOAT roofline chart





ANY OPTIMIZATION OPPORTUNITIES FOR 3_GPU_LINEAR?

Possible to increase AI by re-using data multiple times?



4_GPU_private_memory_I: adding private array for coefficients

```
// Send a SYCL kernel(lambda) to the device for parallel execution
// Each kernel runs single row over first dimension
h.parallel for(kernel range, [=](id<2> nidx) {
   // Start of device code
   // Add offsets to indices to exclude HALO
  // Start and end index used in loop
  int n2n3 = n2 * n3;
   int i = kHalfLength;
  int j = nidx[0] + kHalfLength;
  int k = nidx[1] + kHalfLength;
  int end i = n1 - kHalfLength;
  // Calculate global linear index for each cell
  int idx = i * n2n3 + j * n3 + k;
  // Create arrays to store data used multiple times
  // Local copy of coeff buffer/continous values over 1st dim which
  // are used to calculate stencil front and back arrays are used to
  // ensure the values over 1st dimension are read once, shifted in`
  // these array and re-used multiple times before being discarded
  // This is an optimization technique to enable data-reuse and
  // improve overall FLOPS to BYTES read ratio
   float coeff[kHalfLength + 1];
                                         Local array and
   float front[kHalfLength + 1];
   float back[kHalfLength];
                                      reuse multiple times
   // Fill local arrays, front[0] contains current cell value
   for (int x = 0; x \le kHalfLength; x++) {
           coeff[x] = coeff acc[x];
           front[x] = prev acc[idx + n2n3 * x];
   for (int x = 1; x \le kHalfLength; x++) {
           back[x-1] = prev acc[idx - n2n3 * x];
```

```
// Iterate over first dimension excluding HALO
 for (; i < end i; i++) {
   // Calculate values for each cell
   float value = front[0] * coeff[0];
   #pragma unroll(kHalfLength)
   for (int x = 1; x \le kHalfLength; x++) {
       value += coeff[x] *
              (prev acc[idx + x] + prev acc[idx - x] +
              prev acc[idx + x * n3] + prev acc[idx - x * n3] +
              front [x] + back [x - 1]);
   next acc[idx] = 2.0f * front[0] - next acc[idx] +
                                 value * vel acc[idx];
   // Increase linear index, jump to the next cell in first dimension
   idx += n2n3;
   // Shift values in front and back arrays
   for (auto x = kHalfLength - 1; x > 0; x--) {
       back[x] = back[x - 1];
                                            Computing values
   back[0] = front[0];
                                                for each cell
   for (auto x = 0; x < kHalfLength; x++) {
       front[x] = front[x + 1];
   front[kHalfLength] = prev acc[idx + kHalfLength * n2n3];
 // End of device code
                                   SYCL kernel to the device
});
```

for parallel execution

over y and z

Run 4_GPU_private_memory_I

\$ export ZE_AFFINITY_MASK=0.0
\$ src/4_GPU_private_memory_I 512 512 512 100

Running GPU private memory version with iterations over first dimension Running on Intel(R) Data Center GPU Max 1550

The Device Max Work Group Size is: 1024

The Device Max EUCount is: 448

THE DEVICE MAX EUCOUNC 15 . 440

time : 0.637 secs throughput : 21070.3 Mpts/s flops : 1285.29 GFlops

bytes : 252.843 GBytes/s

. 232.043 Objects/5

Compared 0.866 sec from 3_GPU_linear

- 1.35X speed-up

Compared 7.25 sec from 2_GPU_basic

- 11.4X speed-up

\$ advisor -collect roofline --profile-gpu --project-dir ADV_04_512 -- ./src/4_GPU_private_memory_I 512 512 512 100

or

\$ cp /flare/ATPESC2025/EXAMPLES/track6-tools/roofline/ADV_results/ADV_04_512.

Download advisor-report.html from /ADV_04_512/e000/report




Check 4_gpu_private_memory_I

- Please open the html for 4_GPU_Private_memory_I
 - Quiz: GFLOPS? Did it change?
 (hint: look at Summary, and then go back to GPU Roofline Regions)
 - Quiz: what is a main bottleneck for the kernel?





4_GPU_private_memory_I





Comparison from 3_GPU_linear to 4_GPU_private_memory_I





Al for L3 increases by re-using data; as a result, GFLOPS improves from 1,137 to 1,816: 1.6X speed-up



Recap


Performance results

Grid size: 512x512x512 Number of iteration: 100

Employed Compute Platform

• CPU: Intel Xeon CPU Max

GPU: Intel Data Center GPU Max



Selected versions	Target platform	GFLOPs	Kernel time (s)	Speed up from 1_CPU_only	Speed-up from 2_GPU_basic
1_CPU_only*	1 core from CPU	7.24	113.09	1 x	-
2_GPU_basic	1 stack from GPU	112.9	7.25	15.7 x	1 x
3_GPU_linear		945.4	0.866	131 x	8.4 x
4_GPU_private_memory_I		1285.3	0.637	179 x	11.4 x

^{* 1}_CPU_only ran 10 iterations instead of 100 iterations since its performance is too low; therefore, the kernel time is projected for 100 iterations.



Thank you!



ARGONNE TRAINING PROGRAM ON EXTREME-SCALE COMPUTING

Produced by Argonne National Laboratory, a U.S. Department of Energy Laboratory managed by UChicagoArgonne, LLC under contract DE-AC02-06CH11357.

Special thanks to the National Energy Research Scientific Computing Center (NERSC) and Oak Ridge Leadership Computing Facility (OLCF) for the use of their resources during the training event.

The U.S. Government retains for itself and others acting on its behalf a nonexclusive, royalty-free license in this video, with the rights to reproduce, to prepare derivative works, and to display publicly.



